An all monolithic MOS A/D converter - Low power clocks, multiplexers, registers, and A/D converter  Final report by Eastman, J. & Mac Millan, A.
0 0+, 
Ii k6mtli M Sov 
00 0 
, . .. dby 
0 
-(HU 42 0C 
eprodue~d y 
TRW 
ONE SPACE PARK, REDJONDO BEACH CA r02 
https://ntrs.nasa.gov/search.jsp?R=19700032872 2020-03-23T18:43:28+00:00Z
FINAL REPORT
 
LOW POW'ER CLOCKS, MULTIPLEXERS, REGISTERS AND A/D CONVCRER 
TRW Report No. 12529-6001-RO-00
 
Prepared for
 
National Aeronautics and Space Administration
 
George C Marshall Space Flight Center
 
Marshall Space Flight Center, Alabama
 
Under Contract No NASS-23072
 
June 30, 1970
 
Prepared by James Eastman
 
Prepared/by Archie MacMillan
 
Mire ~onic 4krays Department
 
TRW SYSTEMS
 
ABSTRACT
 
A review of the work done to date to develop an all monolithic, MOS,
 
10 bit, Analog-to-Digital Converter on NASA Contract NAS8-23072 is pre­
sented First the converter design goals are given, and then a functional
 
description of the conversion method is discussed This is followed by a
 
detailed analysis of the circuit design
 
The converter design is then broken into its subfunctions and test
 
results from each of the subfunctions are compared to the desired results
 
The validity of the method of conversion employed is proven by test re­
sults fran a converter showing 7 bit accuracy at 5 k conversions/sec over
 
a given input voltage range
 
The problems in the existing A/D design are identified and changes to
 
correct these problems are presented It is believed that when these
 
corrections are implemented, all of the design goals can be achieved
 
A system which has a multiplexer at the input to the A/D converter,
 
a serial-to-parallel converter at the output, and a two phase clock
 
generator to drive all of them is described The compatibility of each
 
of the devices is demonstrated Detailed test procedures and test data
 
for each of the devices (multiplexers, serial to parallel converters and
 
clock drivers) delivered under the contract requirements are given
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SECTION I
 
DESIGN OF A/D CONVERTER
 
1 0 GENERAL DESIGN GOALS
 
The overriding design consideration was the desire to achieve a
 
monolithic design This approach has been successful except that the
 
compensation of the operational amplifier requires external components
 
The converter is designed to be a 10 bit converter including sign
 
It was designed to operate at a conversion speed greater than 45 kHz with
 
an overall accuracy of 0 1%
 
Three power supplies are required, all of them have a common ground
 
There are two noncritical supplies required at voltages of +12 and -27
 
volts One precision supply -5 12 volts is required as a reference
 
voltage Since the precision of the conversion depends directly upon
 
the precision of the reference supply, the tolerance allowed for the
 
reference supply is less than 0 1%
 
The design is based on having a two-phase clock which is nonover­
lapping and at standard MOS levels from 0 volts to -15 volts
 
The output of the converter is a 10 bit serial word As the logic 
diagram indicates, this output is buffered so that it comes out at 
standard MOS levels from 0 to -20 volts The buffer has a drive capa­
bility of 50 pF The capability of driving 50 pF should give sufficent 
margin to get from one package to another on a circuit board 
The second output is a sync signal for the multiplexer The signal
 
has a 2.2 psec minimum pulse width at standard MOS levels It has the 
same drive capability as the data output It will drive 50 pF It is 
timed at the 10th bit of the conversion so that when a conversion is 
finished, while the A/D converter is recycling, the multiplexer is 
cycled to the next channel The sync output signal is intended specifi­
cally to set the counter advance of an PL 4S16C 16-channel Random/
 
Sequential Access Multiplexer The sync output is shown on the right­
hand side of the logic diagram The converter is intended to convert the
 
input voltages between plus and minus five volts It is intended for the
 
full military temperature range
 
2 0 FUNCTIONAL DESCRIPTION
 
This section gives a brief functional description of the operation
 
of the A/D Converter The designation of the various elements refers to
 
the logic diagram, Figure 1
 
2 1 Digital Logic
 
The flip-flop chain which consists of four flip-flops (A, B, C, and
 
D) is clocked by a signal t'odd This is one of the two phases of the in­
coming clock signal There is a buffer on the input The reason for the
 
buffer is that we are required to have the substrate for the whole chip
 
held to the most positive potential which, in this case, is +12 V We
 
have an interface between standard MOS levels which are at ground and the
 
chip where the substrate is at +12 Volts There is a buffer to make that
 
conversion and a similar consideration requires a buffer on the other
 
clock input The four flip-flops are used as a counter to count each in­
coming clock pulse There is a decoding network that decodes the 10th
 
bit time, and that is then used in conjunction with the reset flip-flop
 
(E) to reset the flip-flop chain and start the count over Also, there
 
is a decoding gate that decodes the proper time to reset the whole con­
verter
 
Flip-flop (Z) is used to hold a signal for a whole bit time to give
 
the 2.2 psec signal from the sync output for the multiplexer The reason
 
for this is that the multiplexer specification requires a I psec minimum
 
pulsewidth to cycle so this guarantees a signal that is at least 1 psec
 
long The gates (M and N) are used to inhibit the clocks in the rest of
 
the logic during the reset time They are enabled by signal T which
O
 
only goes to zero during the reset interval
 
There is again a requirement for level shifting (gates 0 and P)
 
The levels must be watched in two places One is in the capacitance
 
switching transistors because there can be either polarity there, +5
 
volts, so the levels must be properly adjusted so that these transistors
 
don't turn on unintentionally Furthermore, voltages must pass through
 
two transfer gates to generate signals L and L The voltage levels
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Figure 1 Logic Diagram 
passing through must be sufficiently down so that these gates can be
 
turned on
 
2 2 Decoding of Comparator Output
 
The network, which consists of several gates, flip-flop (F), and
 
transfer gates is a network which is used to detect the polarity of the
 
voltage on the operational amplifier and then to adjust the switches so
 
that either one side or the other side is turned to apply the proper pol­
arity charge to the input of the operational amplifier A complete con­
version cycle will be described later which shows how they should operate
 
2 3 Capacitance Switching Network
 
The section containing capacitors Cl and C2 represent the capaci­
tance switching network and the associated switches They first of all
 
allow a reference voltage to charge Cl and an unknown voltage to charge
 
C2 and then allow the associated charge transfer to the operational
 
amplifier
 
2 4 Amplifier/Comparator
 
The two circuits called A and C are the-same circuit They are just
 
used in a little different way, one as an operational amplifier, the
 
other as a comparator, and each has an offset correction network associ­
ated with it This network is intended to keep the offset within the
 
required accuracy The reason for gates CC and 0 is that the comparator
 
has an output swing between +5 and -5 volts To have this compatible
 
with the rest of the logic on the chip requires a conversion of the
 
levels to get back to standard voltage levels
 
3 0 CONVERSION CYCLE 
The conversion cycle starts with a reset period when signal T is a 
one T 
0 
is fed into the offset correction network It is also fed to 
MOS switches which are connected across both the amplifier and the com­
parator, which turn both the amplifier and comparator into unity gain
 
amplifiers The output of the amplifier is applied across the capacitor
 
in the offset correction network and since this is a unity gain voltage
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follower the output voltage represents the offset voltage That voltage
 
is inverted by switches and later on fed back to the input which cancels
 
the offset voltage During T both clocks are being inhibited at gates
o 
M and N That means the amplifier and comparator are disconnected
 
Also during To, there is a one into R which means a zero into S, which
 
means a one at the set input to flip-flop F Flip-flop F is set and the
 
transfer gate is turned on so that the next time todd comes through it
 
will go through Ll This is so that during the first bit time, when the
 
unknown voltage appears across C2, the switches are closed to connect the
 
unknown directly to the operational amplifier In this way the polarity
 
of the unknown voltage is known after it goes through the comparator
 
Also, during T a set of four switches is energized, two of them connect
o 
an unknown voltage through capacitor C2 to ground and the other two con­
nect the reference voltage, the -5 12V supply, to capacitor Cl and also
 
to ground Capacitor C3, which is used for charge storage, is discharged
 
during T also To summarize-at the end of the reset period the refer­0
 
ence voltage, -5 12 V, is present across Cl, an unknown voltage appears
 
across C2, an offset correction has been performed on the amplifier,
 
an offset correction has been performed on the comparator, flip-flop F is
 
set to allow signal Ll to go through, and Li when it occurs, will energize
 
the proper switches so that the unknown voltage is connected directly
 
across the amplifier
 
Now consider the first bit time of the clock signal t'odd At the

' 

end of TO the opposite signal T is supplied to gates M and N so that
 
these gates are no longer inhibited tf goes through buffer W and
odd
 
will be inverted by gate N It is then inverted again and level shifted
 
by U The reason for the level shifting is the need to have a higher
 
voltage on the gate of the transfer gate than the voltage of the signal
 
going through the gate Flip-flop F is already set and signal t'odd
 
appears as signal L1 and connects the unknown to the input of the ampli­
fier
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For an example, consider an unknown voltage of +3 volts Capacitors
 
C2 and C3 are the same size (There is no requirement that they be
 
identical although it makes the mathematics nicer if they are reasonably
 
equal) So with +3 volts supplied to C2, when the gates are energized
 
there will be +3 V supplied to the input of the operational amplifier,
 
and that will charge up the output of the operational amplifier to -3 V
 
So at the end of t'dd (1) there will be a -3V signal on the amplifier
 
output During this time the comparator is disconnected from the oper­
ational amplifier, and the comparator is held at ground The reason for
 
this is to help speed in terms of the overall voltage swing of the com­
parator. It is held at ground and then swings to either +5 volts This
 
cuts the voltage swing in half Otherwise it might be at -5 volts and
 
then have to swing all the way over to +5 V
 
After t'odd (1) goes off, Capacitor C2 is disconnected from the
 
amplifier Then t' (1) occurs and is transferred through gates M
even 
and 0 Signal teven (1) does a number of things First, teven will 
connect the amplifier to the comparator Also teven now disappears so
 
the comparator is no longer a unity gain amplifier but rather an open­
loop amplifier It will sense the -3 V present at the output of the
 
amplifier and the comparhtor output will swing to +5 V During this time
 
t even is applied to the switches between Cl and C2 so Cl and C2 are con­
nected in parallel When capacitors Cl and C2 are connected in parallel,
 
the -5 12 V which is applied across Cl will divide, by the charge being
 
divided equally between Cl and C2, and half the voltage will appear
 
across Cl and half the voltage across C2 In other words, C2 will charge
 
up to -2 56 V Also during teven gate Q is enabled However, the com­
parator output went to +5 V So there is a zero at the other input of Q
 
This keeps the output of Q at a 1 level, which keeps flip-flop F set
 
Simultaneously the +5 V is inverted by gate CC and appears as a one at
 
the output The output bit comes out as one indicating a positive un­
known At the end of this time there is -2 56 V applied across C2 The
 
switches now open and disconnect Cl from C2 A switch opens and
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disconnects the comparator from the amplifier Also, a switch is closed
 
and returns the comparator to a unity gain amplifier Then during t'odd
 
(2) a signal is again propagated through U which becomes Li so that
 
-2 56 V is now connected to the inverting input of the amplifier It
 
will transfer +2 56 volts to the output Now there will be -440 mv left
 
at the amplifier output The comparator will again swing to +5 V and
 
again a one will appear as the output bit During the next parallel
 
connection of Cl and C2, we start with 2 56 V and after connecting there
 
will be 1 28 V across Cl and C2 During todd (3), +1 28 V is transferred
 
to C3 It will appear at the output as a positive 1 28 V and that will
 
overcome the - 44 V At the end of this time there will be +0 84 V at
 
the output of the amplifier During the next t the plus voltage is
even
 
sensed by the inverting comparator The comparator output will go to
 
-5 V Now a zero output from the converter occurs A one now appears
 
at the reset terminal of flipflop That is supposed to energize gate L0 
for the next cycle
 
During t'odd (4) signal L connects C2 as an inverted capacitor to A
 
The output of A goes to 0 84 - 0 64 = 0 2 volts During t' (4) L is
 
even o
 
removed and C2 is disconnected from A C compares and its output goes to
 
-5 V C2 is connected to Cl (C2 charges to -0 32 V) Flip-flop F is re­
set (the comparator output is -) for L A "0" appears at the output
O
 
(Bit 3)
 
The output word and timing are such that the output only will have a
 
zero level during teven For the example discussed above the output 
would appear as 
tevnil 2 3 4 5 6 
even 
Output
 
Therefore, the output should be sampled during t The question of
 even
 
a register to store the output word arose as a design consideration
 
Since there are several intended applications for the converter, it was
 
decided not to attempt to put a register on the chip Where a register
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is required, there are numerous registers commercially available, either
 
for serial in - serial out or for serial in - parallel out
 
To summarize the conversion cycle, it should be noted that the
 
charge from the reference voltage is always added to capacitor C3 with a
 
polarity that tries to drive the voltage across C3 to zero This results
 
in a negative unknown voltage resulting in an output which is complemented
 
Consider the following example
 
Eunknown -3 V
 
1 During todd (1)
 
Output of A goes to +3 V
 
2 During t
even() (i)
 
Comparator output goes to -5 volts
 
A "0" appears at output (negative input voltage)
 
Flip-flop F is reset for L
 
o 
C2 charges to -2 56 volts
 
3 During todd (2)
 
Output of A goes to 3 - 2 56 - 0 44 V
 
4 During t (2)
even ()__
 
Comparator output goes to -5 volts
 
A "0" appears at output (MSB)
 
Flip-flop F stays reset for L
 
0 
C2 charges to -1 28 volts
 
5 During todd (3) 
Output of A goes to 0 44 - 1 28 = -0 84 V
 
6 During teven (3)
 
Comparator output goes to +5 volts
 
A "l" appears at output
 
The output word will therefore be
 
0 0 1 1 0 1 0 0 1 1 which is the complement of the actual word
 
The remaining consideration is the effect of offset voltages in the
 
amplifier and comparator There will always be some offset voltage
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present even though it may be small in comparison to the accuracy require­
ment of the converter To see what limitations this imposes consider an
 
input of 2 56 volts The first bit of the output would be a 1, then
 
during todd (2) the output of the amplifier would go to +E offset
 
E represents the input offset after offset correction has been
 
oc o
 
performed and is equal to ----- where E0 is the actual input offset and
A 

A is the open loop gain At the output of the comparator during t (2)
 
EA even
 
this voltage will appear as + A E Since a zero or small voltage
 
at the output of the comparator is treated as +5 volts, the output will
 
be a 1 During the next todd 1 28 volts will be transferred to C3 and
 
the output thereafter will be a string of zeros
 
The +5 volt swing of the amplifier is dictated by the voltage swing
 
to be allowed for on C3 For design simplicity, the same design is used
 
for the amplifier and comparator, thus the comparator also has a +5 volt
 
output swing capability The gain is dictated by the requirement that
 
the offset voltage after correction be much smaller than the accuracy
 
requirement of the converter (5 mV). In order to allow uncorrected off­
sets of up to 0 5 volts, this requires a gain greater than 103
 
4 0 DETAILED DESIGN CONSIDERATIONS
 
4 1 Timing and Digital Logic
 
Now we consider the timing and the digital logic For reference
 
refer to the logic and timing diagrams The time scale indicated is a
 
microsecond per major division At the top of the timing diagram are
 
the two-phase clock inputs, t'odd and t'even The next four waveforms
 
indicated are the one outputs of flip-flops A, B, C and D The four flip
 
flops comprise the counter The counter starts out with a count of 16
 
(1, 1, 1, 1) This is the first bit time of the conversion The counter
 
proceeds to count down from 16 0, 1, 1, 1 is the next state that occurs
 
shortly after two microseconds. Flip-flop A's 1 output goes to a 0 and
 
the other three flip-flops stay at 1 Then it counts to 1, 0, 1, 1
 
which appears between 4 and 6 ps. The counter proceeds to count in that
 
manner until the 10th bit time when t'odd occurs at 18 psec At that
 
time, the 1 output of flip-flop A is a 0, flip-flop B and C are both l's,
 
and flip-flop D is a 0, and that is decoded to recognize the 10th bit time
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and to start the reset cycle For decoding, gates I and J are used 
The inputs to I and J are all l's so that their outputs are both 0 With 
both inputs to gate K zero, it has a 1 out. This 1 is applied to the 
set terminal of flip-flop E This flip-flop is also driven by what could 
be called t'even During the 10th bit time of t'odd' although a I is 
being applied to the set line, there is also a I in the reset line The 
flip-flop does not change state at that time but has to wait until the 
end of the bit time. At the end of t' ddt'even goes to a I which means 
that there is now a 0 applied to the reset terminal Flip-flop E is 
now free to toggle. Therefore, flip-flop E gets set at the 10th bit time 
of te At that time, a I is generated by flip-flop E and that iseven 
used to set flip-flop A and ieset flip-flops B and C This forces flip­
flops A, B and C to assume the states shown at the 10th bit time of t'even 
Flip-flop A is a 1, flip-flops B, C and D are 0 At the start of the
 
llth bit time t' toggles flip-flop A so that it goes to 0 After the
 
lth bit time of t'odd the counter is in the 0, 0, 0, 0 state At the
 
first bit time after the reset interval, all four of the flip-flops
 
toggle and go to l's The basic timing is indicated on the timing
 
diagram and to toggle all four of the flip-flops takes about 200 ns
 
How long it takes to toggle all four flip-flops is not crucial They
 
must do it within a whole bit time which is 2 psec They need not toggle
 
any faster
 
The decoding of the reset interval is done by decoding the arrival
 
of the 0, 0, 0, 0 state That is done with NOR gate G It is a four
 
input NOR-gate and when all four inputs are at 0, then there is a I out,
 
which is the T signal It is inverted and used also as a T . There is
 
0 0
 
a requirement that that signal snap off promptly at the end of the
 
reset interval It will because as soon as any one of the inputs to G
 
goes to a 1, the output goes to a 0 T performs the offset correction
 
and the resetting of the whole converter and supplies the unknown volt­
age and reference voltage to the capacitors R forces the flip-flops
 
to assume a 0, 1, 1, 0 count at t' of the 10th bit time. What would
 even 
be the 12th bit time is the first bit time of the next conversion cycle
 
The flip-flops then go to all l's and as soon as any one of them changes,
 
the gate generating To is released and this ends the reset signal
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IT.
 
TIME IN MICROSECONDS 
Figure 2 Timing Diagram
 
When the converter is first turned on, no matter what state it is
 
in, it will start counting If it starts somewhere between 16 and 6,
 
it will count down and reset will occur If it starts somewhere between
 
5 and 0, again it will count down to 0 and then start with the proper
 
count So it cannot be locked up in a false state No matter what state
 
the flip-flops are in when power is applied, they count until the normal
 
conversion cycle begins
 
The other signal indicated on the timing diagram is the signal that
 
goes out to the multiplexer This is generated by taking the signal
 
which sets flip-flop E and using it to set flip-flop Z. This gives a
 
I out which is not inverted, but is buffered. The signal would start
 
at t'odd of the 10th bit time It starts at the beginning of the last
 
bit of the conversion and T is used to reset it.
 
The digital logic is based on a standard inverter design, Figure 3
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Figure 3. Standard Inverter Design
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These are the dimensions of the devices as drawn on the composite The
 
converter is built with a shallow diffusion process, and we have allowed
 
for underdiffusion from both sides of 0.1 mil total The effective
 
lengths of the inverter are less than the drawn sizes by this amount
 
With this ratio of inverter sizes, the input levels would be +11.4 V for
 
the 0 level and -21.6 V for the 1 level This inverter design thus
 
allows a noise margin of better than 1.5 V The design limits for
 
threshold voltage are 2.5 V +0 5 V The minimum threshold voltage would
 
be 2 V and with 12 V on the source it would take a 0 level at +10 V to
 
turn on. -21.6 V gives sufficient drive capability for the I level and
 
results in a 32 V swing. The speed is a function of the capacitance
 
being driven. With this inverter ratio there is more than sufficient
 
speed The worst case path for propagation delay appears to be for
 
signals tven and todd which have to propogate through three levels of
 
logic. However, the inverters are driving very low, on-the-chip, capaci­
tances and the speed is more than sufficient The worst case, as far
 
as an inverter is concerned, would be going from a 0 to a 1 This is
 
because it has to charge the capacitance through a load device which is
 
normally small and drawing a small current To charge the capacitance
 
would take longer than it would to discharge it through the inverter
 
device which is relatively much larger
 
The 1 level voltage has the sensitivity of the threshold voltage 
Effectively the voltage drop across the load device is the actual 
threshold voltage of the device plus the contribution to the effective 
threshold due to the substrate voltage If the threshold voltage 
changes +0.5 V, effectively the 1 level changes by ± 0 5 V There is 
such a big drive on the inverter that, if the threshold changes half 
a volt, it cannot be seen at the output of the inverter For a 1 V 
change in the overall threshold, from 2 V to 3 V, the 0 level changes 
.10 V so that the inverter design is insensitive to threshold v61tage. 
The inverter is the basic component that makes up all the NOR gates The 
NOR gates use inverter devices in parallel They are all the same size 
so the same inverter ratios are used For the single input Nand gates
 
that are used in gates such as L, 0, S, T and for the unclocked flip-flops
 
E, Z and F, the same inverter ratios are used. The set and reset of
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flip-flops E, Z and F use a pair of devices and again the same inverter
 
ratio is used For a two input Nand gate essentially the same concept
 
was used The same load device, width 4 ml and length 1 2 mil, was
 
used Because of stacking of voltage across two inverter devices, the
 
inverter devices are designed with twice the width So their width is
 
4 mils and length 4 mul This represents the structure of all the
 
two input Nand gates.
 
The "clocked" flip-flops start out like the unclocked ones They
 
have a pair of cross-coupled gates Again the same inverter ratio is
 
used for the load 4 length and width 1 2 mils, for the inverter devices
 
width 2 mils and length 4 mul
 
Refer to the schematic for operation of the "clocked" flip-flop 
Assume that a clock input is present at the input of flip-flop A The 
clock signal is t'odd and the inverted clock signal is t' dd and is applied 
to devices 3 and 13 Now let us assume a particular state with one out­
put (device 3) a 0 and the other (device 13) a 1 Device 8 is on and 
device 9 is off The inverted clock signal t'odd is present so that 
device 3 will be turned on. Its output is a 0 level so that the gate of 
4 will see a 0 level. If we go to the other side, a parallel effect is 
occurring tv'odd is present, device 13 is on, and the 1 level will pass 
through device 13 and appear at the gate of device 12 and will turn it on 
With t'odd not present, device 5 is off as is device fI When t'odd appears,
 
the picture is reversed. t'odd turns on devices 5 and 11 while devices
 
3 and 13 are turned off There is a 0 stored on the gate of device 4
 
which keeps this device off Even if device 3 is turned on there is no
 
current path However, a 1 is stored on device 12 which turns it on,
 
and with device 11 on will provide a path to +12 volts This will turn
 
off device 8 and turn on device 9 Therefore the flip-flop will change
 
state To summarize the flip-flop operation, assume the right hand side
 
of flip-flop A is at a 1 level, device 13 is turned on which traps
 
charge on the gate of device 12 After device 13 goes off, device 11 is
 
turned on and device 12 is on due to the trapped charge This provides
 
a path to +12 volts which will make the right hand side of the flip-flop
 
go to a 0 level
 
In the process of designing the flip-flop it was found that the
 
voltage change applied to the gate of device 3 was being fed through to
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the gate of device 4 There is a capacitance voltage divider there
 
The 0 levels were to the point where device 4 was just barely turned on
 
Rather than permit a design which had an obvious problem, another cross­
coupled set of devices was added Devices 77 and 78 in flip-flop A were
 
cross coupled in the manner shown If we again consider the case then
 
the output of flip-flop A on the right hand side is at a I level, when
 
device 13 is turned on, device 77 will also be turned on, forcing the
 
zero level on the gate of device 4 to +12 volts
 
In terms of device sizes, the same concepts were followed The
 
flip-flop is formed of inverters and Nand gates The ratios are the
 
same as for the previous inverters and Nand gates The cross-coupling
 
devices (77 and 78) are small since all we have to do is transmit this
 
charge from node to node.
 
Since the flip-flops require a clock and an inverted clock, the
 
first flip-flop has an inverter preceding it This is a standard inverter
 
and is included in the symbol on the logic diagram The flip-flops change
 
state on the negative transition. There is a change in state when the
 
clock goes negative Since an inverter is needed with the first flip­
flop, that could have been carried through all the flip-flops Hmever,
 
flip-flop A has both the 1 output and the 0 output available so those are
 
used to drive B, etc. Since both signals are available this eliminates
 
the need for an inverter in flip-flops B, C, and D
 
The buffers for the clock inputs to the chip require as an output
 
a level that goes from +11 to a substantial negative voltage The
 
input is standard MOS levels, -1 V to -20 V, so it is a level shifter
 
It provides a voltage swing between +11 and -14 4 The stage connected
 
to -27 V is simply a source follower and the voltage swings at the
 
output tend to follow the voltage swings at the input This is simply
 
a voltage level translating scheme There is no inversion, and the
 
stage was designed so that -1 volt on the input gate gives +11 V on the
 
output The input swings 22 volts in the negative direction and the
 
output will swing 25 volts actuating the circuits that follow Gain is
 
achieved for the following reason With -1 V at the input, device 4 is
 
unsaturated It has a small resistance because there is only 1 V dropped
 
across it As the output voltage climbs up, it goes into saturation, and
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the resistance increases It operates along a line of constant gate
 
voltage It starts with 1 V across it with a low resistance and the
 
drain to source voltage is forced to increase as more current is
 
supplied by device 3. This increases the resistance and some gain is
 
achieved. Devices 1 and 2 are a voltage divider They divide 12 V into
 
+7 to provide a constant gave voltage to device 4
 
The input portion of the level changing circuit is shown in Figure 5
 
It feeds a stage identical to a clock input buffer The device sizes
 
and voltage swings are shown When the input goes from -5 to 0 to +5,
 
the output of the clock input buffer circuit goes from -4.4 to +10 2
 
to +11 2 The entire circuit was deliberately designed so that it does
 
not discriminate between +5 and 0 volts. The reason for this is that
 
when the comparator is connected in the unity gain configuration, a
 
0 level is desired so that some spurious signal is not introduced into
 
gates T or R The swing achieved between 0 and -5 is a substantial
 
swing. It is about a 15 V swing and will drive MOS. The circuit could
 
be translated to ground if all the +12 points were ground and we had
 
a -39 V supply. Then 0 volts becomes negative 12 volts If it were
 
desired to drive this chip from DTL or T2L instead of MOS the design
 
just discussed could be used for that purpose The circuit is designed
 
to go from a 5 V swing (-5 to 0) to MOS levels (-16 4 to -1.8 V) if the
 
circuit is referred to ground
 
4 2 Amplifier and Capacitance Switching Network
 
First, consider the capacitance switching network (Figure 6)
 
This figure shows the p-n back biased junctions that are associated with
 
each of these capacitors These capacitors have a metal plate over about 
1000A of silicon-dioxide The capacitance switching network is laid out 
so that it is symmetric Where we have one MOS device, there is another 
in parallel The reason this was done is to avoid errors due to
 
capacitance feedthrough. If a signal is present to turn device 147 on,
 
then device 146 is turned on so that Cl sees equal and opposite feed­
through from the two devices If device 146 was not present then there
 
would be a voltage divider formed Most of the voltage would appear
 
across the feedthrough capacitance but there would be a voltage that
 
would appear as well across capacitor Cl. This could result in charge
 
being trapped on Cl when device 147 is turned off with a resulting error
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being introduced. When we have two devices which are symmetric and the
 
same size, we expect the feedthrough capacitance to be the same Whatever
 
charge is transferred in one path will also be transferred in an equal
 
amount in the opposite direction in the other path and the net voltage
 
change across capacitors Cl or C2 will be zero. Therefore, the capaci­
tance switching network is laid out as symmetrically as is possible The
 
symmetry carries through all the way from the input to the operational
 
amplifier There are two switches which allow the reference voltage to
 
charge capacitor C1 These are two switches which connect the two
 
capacitors in parallel and there are two switches which allow the input
 
voltage to be placed across capacitor C2. There are two switches that
 
connect C2 to the operational amplifier and two which invert if we want
 
to invert the polarity A number of schemes for connecting these capaci­
tors were examined But, the critical feature, which was examined in
 
detail, is that there is a voltage variable capacitor across each of the
 
diodes. This is the capacitance associated with a back biased p-n junc­
tion Initially when the reference voltage is charging capacitor Cl and
 
the unknown voltage is charging the capacitance C2, both of the lower
 
nodes on Cl and C2 are connected to ground. Each of these lower capaci­
tor nodes is at ground potential which means that the capacitor associated
 
with the back biased p-n junction is charged up to 12 V Now if we examine
 
what happens as we carry through some of the operations of the A/D con­
verter we find the input of the amplifier, when operating, is at virtual
 
ground The amplifier will have a gain greater than 1000 and even with
 
nlts out, the bias potential at the input can only be a few mV So, for
 
all practical purposes, the input is at ground When capacitor C2 is
 
connected to the input of the operational amplifier by the set of switches
 
then the ground potential at the lower node of C2 will be connected to
 
a virtual ground There will not be any charge transfer through the
 
capacitance associated with the back biased p-n junction. The other
 
situation that occurs is when capacitors Cl and C2 are being connected
 
in parallel In this case again both nodes are at ground potential and
 
connecting them together does not change that If the cross coupling
 
switching occurred between the capacitances then one of the capacitor­
junction nodes would have to be at a potential other than ground As
 
soon as the potentials are changed from ground, a charge wilL-be-displaccd
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which will affect the voltage across Cl or C2 That is the reason the
 
cross coupling network was placed between Capacitor C2 and the operational
 
amplifier
 
The p-n junction associated with the capacitances dictated the size
 
of C2 and consequently the sizes for Cl and C2 There will be a leakage
 
current through the diode and the worst case leakage current is estimated 
as ImA The governing equation is 
dv i 
I = C dC or AV 1IAt 
The output voltage is required to stay within a millivolt for 20 isec
 
Inserting numerical values gives a capacitance of 20 pF This capacitance
 
was chosen on the basis of the leakage current through the substrate diode
 
and the requirement that the output voltage should not change by more
 
than a millivolt in the entire 20 psec conversion period The device
 
sizes used in the capacitance switching networks are 3 mil by 0 4 mil
 
Once the capacitances are chosen, sizes for these devices are established
 
from a calculation of the effective on resistance of the switch, taking
 
into account the voltage levels applied to the switch The operating
 
levels applied to the switch are chosen to allow an input of either +5
 
volts, since the operating range of the converter is to be plus or minus
 
5 volts If +5 V is applied at the input and the device has a 2 5 V
 
threshold, then if +2 5 V were applied to the gate, the switch could
 
be on To avoid that problem, the voltage levels used are +4 volts and
 
-20 volts
 
The mask layout of the capacitance switching network is symmetric
 
to enhance the balance to compensate for capacitance feedthrough from
 
the gate overlap capacitances When the masks are cut, the gates have
 
specified dimensions However, in the process of diffusing in the source
 
and drain regions there is an underdiffusion which results in a gate
 
overlap capacitance The capacitances between gate-source and gate-drain
 
may become unbalanced due to mask alignment errors However, by using
 
a symmetrical layout, not only schematically, but physically, any
 
unbalance in one transistor is reflected in its balancing transistor
 
For example, suppose that the masks were misaligned so that one transistor
 
had a larger gate-drain than gate-source capacitance. This would mean
 
that the balancing transistor would have the same capacitive unbalance
 
and hence the capacitive feedthrough voltages would still cancel
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In addition, the voltage swings to teven, L1 and L have been reduced
 
as described previously This has the effect of reducing the feedthrough
 
voltage if any mismatch exists
 
Capacitors Cl and C2 must be matched in order to obtain the required
 
accuracy The matching requirement has been investigated analytically
 
and it was shown that the capacitors must be matched to within the over­
all accuracy of the conversion To obtain a conversion accuracy of 0 1%,
 
capacitors Cl and C2 must be matched to within 0 1%
 
There is no requirement that C3 be matched with Cl and C2 C3 can,
 
2theoretically, be any value. The reason it can be any value is that, if
 
you think in terms of charge instead of voltage, you start with a charge
 
representing your unknown voltage on C2. You deliver that charge to
 
C3 and then start dividing down the charge on Cl by halves That charge
 
is delivered to the input of the operational amplifier and is transferred,
 
inverted, and placed on 03. In principle the capacitor 03 would have
 
any value Q = CV so for a given charge if the capacitor is bigger, the
 
voltage is smaller When capacitor C2 is charged and connected to the
 
operational amplifier input, the output will drive an equal and opposite
 
amount of charge into it to force the input back to virtual ground
 
There are practical limitations on the value of C3 If C3 were small
 
with respect to 02, large voltage swings would be required at the ampli­
fier output If C3 were 2 pF instead of 20 pF and Cl and 02 were still
 
20 pF, this would require 50 volt swings instead of 5 volt swings On
 
the other hand, if C3 were 200 pF, then there would be about half a volt
 
swing at the amplifier output The swings would be of the order of any
 
offset in the comparator It does not appear that it is desirable to
 
compress the voltage swings The desirable situation seems to be when
 
there is a one to one correspondence in voltage swings
 
The configuration for the amplifier for the unit is shown on the
 
A/D converter schematic (Figure 7 ), Devices 167 through 183 This has
 
a dc gain of about 1600 or 68 db It is composed of three differential
 
stages and a source follower level shifting stage on the output. The
 
supply voltages are +12 to -27 V And the output swings about ground
 
It is apparent that differential stages are required to tolerate varia­
tions in power supply voltages and to tolerate different threshold
 
voltages The design philosophy for this converter is a design which is
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load resistance The output capacitance could be either an overlap
 
capacitance across the load device or due to the few mils of p-region
 
connecting the amplifying and load devices together There is capacitance
 
to the substrate and capacitance to ground at that node The parallel
 
combination of those would represent capacitance C
 
G Cgd D 
ein Cgse V R - C e0 
gs T 
g is 
If this simple circuit is examined and the transfer function is
 
determined, you find a zero in the right hand plane and a pole in the
 
left hand plane which are basically the RC vroduct
 
- 0 S - SM/cg 
eI
 
in S + 1R(C

R(gd+C)
 
If the numbers are examined, the RC product results in a pole at about
 
1 1Hz and the zero at about 1.5 GHz When the dc design was complete,
 
two parallel efforts were undertaken An MOS circuit analysis computer
 
program was used to simulate every part of the converter with one
 
exception The one thing that the program cannot do is simulate a circuit
 
where a capacitance is applied between two modes. It was not able to
 
simulate the capacitance switching network where there are capacitances
 
between todes. AC analysis was used to determine the magnitude and phase
 
characteristics between the inverting input and the output When the
 
results were plotted and examined in the vicinity of the unity gain
 
° 
crossover frequency, there is a phase contribution of 60 per stage
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This indicates three poles at the corner frequency which is about a mega­
cycle At this frequency the problem is analogous to the classical RC
 
coupled amplifier problem As you sweep over the frequency range each
 
stage contributes phase shift and the amplifier becomes unstable with
 
1800 total phase shift There are three stages and when the frequency
 
range is swept as soon as there is 600 phase shift per stage, the ampli­
fier becomes unstable If the phase change per stage is examined, it
 
is about 600 at the unity gain crossover frequency With no compensation
 
the gain at the unity crossover frequency is about 40 db The classical
 
way of stabilizing integrated circuit operational amplifiers is to go
 
back to extremely low frequencies, on the order of 100 cycles, and put
 
in a single pole, and use that roll off. If one goes to a low frequency
 
and puts in a single pole then the magnitude characteristic is rolled
 
off until the unity gain crossover frequency is reached after which it
 
goes down 80 db per decade There is additional phase inserted but the
 
new unity gain crossover frequency is low enough that the additional phase
 
can be tolerated This is the first stabilization approach examined
 
There are a number of ways to achieve a low frequency pole One of
 
them would be to take one of the poles that is associated with the parallel
 
RC and use a capacitor from the load device source to ground or by coupl­
ing a capacitor between the two output nodes of the first stage The
 
value of the capacitance needed to give a pole close to the origin is of
 
the order of 2000 pF That is obviously unrealizable on a chip Another
 
approach is to take advantage of the Miller capacitance. For example,
 
20 pF is placed between the inputs and outputs of the second stage, and
 
the stage has a gain of 15, then looking into the input node fifteen
 
times the capacitance will appear. Effectively this puts 300 pF across
 
each one of the input stage load devices. When this is done, at the unity
 
gain crossover frequency there is 14 db of excess gain as opposed to 42
 
before. This single step gets rid of approximately 28 db of excess gain.
 
However, it is still unstable. There are also other approaches that can
 
be taken The nodes at the input and at the output are available An
 
option is available on any of these stages to use some positive feedback
 
for phase lead correction
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The results of the dc analysis indicate a high degree of dc stability
 
in terms of threshold voltages and power supply variations that resulted
 
from the differential input On a nominal dc basis with 0 V at the inputs,
 
the output is at - 048 V That is with 2 5 V threshold throughout and
 
-27 V and +12 V supplies Now if the threshold voltage is changed to 3 V,
 
this changes the output to - 032 V The output has changed by only 15 mV.
 
A change of half a volt in the 12 V supply made the output go to 003 V
 
For half a volt change in the positive supply, there is a change of 45
 
mV on the output or referred back to the input with a gain of a thousand,
 
there is 04 mV referred to the input for a .5 V change in the 12 V supply
 
As noted earlier, the output has a capability for at least a +6 V swing
 
with a design requirement for a 5 V swing. For a 1 V change in the 27 V
 
supply, there is a change at the output of 335 mV and, with a gain of
 
1000, that gives 0.3 mV referred to the input The dc design of the
 
amplifier has resulted in an amplifier which is not sensitive to changes
 
in the +12 V supply, or the -27 V supply and will tolerate threshold
 
voltages easily within the range of 2 to 3 volts It has common mode
 
feedback which is effective and is exemplified by the relatively small
 
changes in output due to the changes in the supply
 
The operational amplifier and the comparator are identical stages
 
The offset correction network consists of devices 184-186 and capacitor
 
C4 The circuit uses the signals that are described on the logic
 
diagram as T and T_ T arrives during the time that we want to reset
 
o 0 0
 
the converter and adjust for offset correction At time T the amplifier
 
is connected as a unity gain amplifier The non-inverting input to the
 
amplifier is grounded by device 185 which is tied to T The circuit
 
has the amplifier connected for unity gain with the non-inverting input
 
grounded, and the output connected to capacitance C4 which is grounded
 
The offset voltage can be represented as error voltage applied to the
 
non-inverting input, and the voltage that results at the output across
 
capacitance C4 will be the offset voltage times the closed loop gain
 
Capacitor C4 will charge to this voltage. Now for a gain of 1000
 
capacitor C4 will effectively charge up to the offset error The actual
 
voltage would be A/(I + A) times the offset voltage Therefore, capaci­
tor C4 charges up to the error voltage during time T • At the end
 
0
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of T the amplifier is disconnected as a unity gain amplifier The non­
inverting input is disconnected from ground and connected to the side
 
of C4 which was previously grounded, and the side of C4 which was con­
nected to the amplifier output is now grounded. The capacitance is now
 
connected to the non-inverting input, but it is connected so that it has a
 
voltage which is equal and opposite to the offset voltage The voltage
 
on C4 is bucking out the offset voltage and the offset has been corrected
 
The timing problems associated with charging C4 are the same as the
 
timing problems that were present in charging capacitors Cl and C2 to
 
the reference voltage in the capacitance switching network. In fact, the
 
timing problems are a little less severe because there is effectively
 
2 psec to charge capacitance C4 There is only a microsecond to transfer
 
charge between capacitors in the capacitance switching network The
 
values used for the capacitances and the switches in the offset connection
 
network are the same as were used in the capacitance switching network
 
The offset correction networks for the amplifier and the comparator are
 
identical
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SECTION 2
 
TEST RESULTS AND DATA
 
1 0 INTRODUCTION
 
Since there are problems with certain sections of the present A/D
 
design, it is necessary to analyze the subfunctions which are needed to
 
make an A/D conversion and to determine the degree to which their design
 
goals were achieved The A/D converter can be broken into the five sub­
functions shown in Figure B There is also one other subfunction which
 
is not shown and that is level shifting for interfacing the various sub­
functions
 
2 0 SUBFUNCTIONS 
2 1 11 Bit Time Counter 
The eleven bit time counter must provide two signals, Sync Out and 
T Sync oOut must go to a one at t'odd of bit time 10 and return to zero 
at t'odd of bit time 11 at which time To begins To must return to 
zero at the beginning of bit time 1 Photograph #1 shows that the circuit 
does work as designed The clocks were run at a low frequency so that 
the bit times would be clearly defined in the photograph Photograph #2, 
on the other hand, was taken with the clocks running at the required 
440 kc This shows that the counter will function at the desired fre­
quencies When viewing this photograph, consider that the signals are 
driving capacitative loads which are much greater than would be driven 
without the scope probes attached 
The "I" and "0" levels of each signal were checked by manually 
stepping the counter and then measuring the signal with a D V M Data 
from the first lot revealed a problem with 0 level of T Table 1 shows 
o 
that the zero level of T was 4-5 V below design level Since four in­
verters drive a single load device to produce T0, it was hard to believe
 
that there was an error in the design of the T circuit Further investi­
gation proved that the fault lay with the +12 bus line The 4-5 V was
 
being dropped across the P-tunnel in that line The P-tunnel problem
 
will be discussed further in a later section As a temporary fix, a
 
wire was bonded from the package (which is at +12 V) to the low voltage
 
side of the P-tunnel The result can be seen in Photograph #3 The "0"
 
level is just below +12 V Although varying the power supplies alters
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TABLE I
 
DC LOGIC LEVELS (VOLTS)*
 
Lot Wafer Unit T0 Teven Synch Out 
1 0 1 0 1 0 1 0 
70 83 16 -21.2 +5.74 -21.2 4.88 -19.03 .60 -20.3 -.13 
70 83 26 -21.2 +5.93 -21.2 +6.68 -19.7 +.91 -20.4 -.12 
70 83 28 -20.9 44.87 -21.0 +4.87 -19.7 +.67 -20.0 -. 14 
* Power supplies at +12 and -27 V 
50 V/Div 
50 V/Div
 
50 V/Div
 
50 V/Div
 
Photograph #1 
Clock Frequency - 62 cps 
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the one and zero levels, it seems to have little effect on the counter's
 
ability to function. The circuit will function at +17 V and -23 V or
 
at +9 and -30 as well as the standard +12 and -27 V. (Threshold voltage
 
variation seems to have little effect also.) Photograph #1 shows the
 
output of a unit which came from a lot (70) that had typical thresholds 
of 1.5 V to 2.0 V whereas Photograph #2 shows the output of a unit which 
comes from a lot (124) that had typical thresholds of 3.0 to 3.7 V. It
 
can be said, then, that the 11 bit time counter design is a good one and
 
will function properly under all worst case conditions.
 
2.2 Charge Division and Polarity Switch
 
The charge division network consists of capacitors C1 and C2 and
 
devices 137, 138, 140, 141, 146, and 147. The polarity switch consists
 
of devices 142 through 145. The matching requirements for capacitors
 
CI and C2 (.1%) are given on 1-22. No adequate measurement techniques
 
have been found to determine whether this degree of matching has been
 
met. Instruments capable of measuring .01 pf are incapable of nulling
 
the effects of the series resistances of the input devices, the capaci­
tances of the leads, and the noise due to various sources (such as p-n
 
junction noise). Ultimately, the decision as to whether the capacitors
 
are matched to within 0.1% will have to be determined by the accuracy
 
of the converter.
 
One of the major concerns when the A/D converter was designed was
 
whether five capacitors, each occupying 100 mils 2 , could be made on a
 
single chip without having a large yield loss due to pinholes in the
 
oxide between the capacitor plates. All five capacitors were tested on
 
chips from several wafers. The worst pass rate from any wafer was 70%.
 
The criteria for rejection were that the chip had to have no capacitors
 
which were shorted and all capacitors had to be a nominal 20 pf.
 
The best method to determine whether the switching devices associated
 
with this subfunction are working properly is to observe the output of
 
the amplifier. During the first bit time, the input voltage should appear 
at the output of the amplifier. During the next bit times, the reference 
voltage should cause the amplifier to step in either the positive or the 
negative direction (depending on whether there has been an L or an L1 
signal). An L0 signal should cause the amplifier output to go negative 
and an LI signal should cause it to go positive. Also, if the reference 
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voltage is being divided properly, each step after bit 2 should be one­
half the size of the previous step.
 
The L0 , LI inputs to the polarity switch shown in Photograph #4 were
 
generated by external circuitry. The amplifier output shows that the
 
charge division and polarity switches do function as described above.
 
Because there are inaccuracies due to leakage currents at the input of
 
the charge summing amplifier, effects on the accuracy of the converter
 
due to the charge division and polarity switch section have not been
 
evaluated. However, the test results show that this section of the A/D
 
converter does function as designed and will not be a source for
 
appreciable yield loss.
 
2.3 Charge Summer and Comparator
 
Although the Charge Sumner and Comparator perform different system
 
functions, they use identical amplifiers to perform each function. There­
fore, test results from either amplifier can be used to evaluate both.
 
The amplifier parameters most critical to the system are gain and phase
 
as a function of frequency, input offset, input offset drift, and dynamic
 
range.
 
The maximum low frequency gain required in the system is 60 db.
 
Tests show that there is little difficulty achieving this gain. Table 2
 
shows the gain at 100 cps of units from two different wafer lots. The
 
devices from lot 70 probably have gains higher than that shown in
 
Table The measurements shown here were taken before the +12V bus
 
line p-tunnel problem was discovered. Therefore, the amplifiers had
 
to work from power supplies that were about 4 volts lower than design
 
levels. The open loop frequency response of the amplifiers has been
 
measured. The results of these tests will be given in a later section.
 
TABLE 2
 
Wafer Lot Unit No. Gain at 100 cps Typical Threshold
 
db for Wafer Lot
 
70 19 60 1.5 -0 2.0 
70 28 60 1.5 2.0 
124 2405 62 3.0 3.7 
124 2406 65 3.0 3.7 
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Typically, input offset voltages have been very low. Table 3 shows
 
the offset voltages from several devices from wafer lot 124. All of
 
them have substantially less offset voltage than the 500 m maximum
 
allowed. TABLE 3
 
AMPLIFIER INPUT OFFSET
 
Unit No. Input Offset (m)
 
2405 +17
 
2406 +3
 
2503 +33
 
2702 +9
 
Offset drift, however, is a major problem. Photograph #5 is a
 
composite of two photographs. The top trace is the output of the ampli­
fier with the A/D converter running with both the reference and the
 
input voltages grounded. Under these conditions, the amplifier output
 
should go to ground potential and remain there. Photograph #5 shows
 
that this is not the case. There is constant leakage current which,
 
over the period of a conversion, causes the output to drift about 250 mV.
 
(In this photograph the clock frequency was 42.5 kc so that the conversion
 
period is 235 pS.) It was assumed that the offset drift was being caused
 
by p-n junction leakage currents depositing charge on the input capacitors
 
(mainly C4). To prove that this was the case, the device was sprayed with
 
freon in order to lower junction temperature, and thereby reduce junction
 
leakage currents. The results of this experiment can be seen in the
 
bottom trace of Photograph #5. The offset drift has been cut in half.
 
(The sweep rate of the oscilloscope has been changed in the bottom half
 
of Photograph #5, not the clock frequency.) The main source for leakage
 
is the p-tub that forms one side of the diffused capacitors. The equiva­
lent circuit of the charge summer including the diodes which are the
 
p-tubs diffused into the n substrate material is snown in Figure 9.
 
The effects of these leakage currents could be eliminated by placing
 
the p-tub on the opposite side of the capacitor so that the equivalent
 
circuit for the charge sunaner would look like Figure 10.
 
In this configuration, the leakage currents would be shunted to
 
ground rather than through the capacitors.
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Figure 10. Equivalent Circuit for Suggested Change in Charge Sumner Design 
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Because the output stage of the amplifier is a source follower, the
 
dynamic range depends, to a large extent, on the threshold voltage of the
 
transistors. Unfortunately, none of the lots produced after the p-tunnel
 
problem was resolved, have had transistor threshold voltages in the
 
nominal range (2-3V). All have been in the 3.0 to 3.7 V range. Some
 
typical values for the dynamic range of these amplifiers are shown in
 
Table 4. 	 TABLE 4 
AMPLIFIER DYNAMIC RANGE 
Unit 	No. Positive Dynamic Negative Dynamic
Wafer Lot 
 Range 	 Range
 
124 2405 +5.8V -12.5V
 
124 2406 +5.5V -12.OV
 
124 2503 6.OV -11.5
 
124 2702 6.2 -12.0
 
Even with the higher threshold, the amplifiers have the required +5V
 
dynamic range.
 
2.4 	Polarity Sensor
 
A logic error has been found in the polarity sensor subfunction which
 
consists of gates Q, R, S, T and flip-flop F. Therefore, no meaningful
 
test results on this section of the converter can be given here. An
 
explanation of that error and the required correction will be given in the
 
next section.
 
2.5 	Level Shifting
 
There are four different logic level shifting circuits within the
 
A/D converter. They are the input buffers (Gates W and X), the output 
buffers (Gates AA and BB), the level shift (Gates 0, P, and U), and the 
level change (Gates Q and CC). It would be difficult to measure the out­
put from gates W and X. It is also probably unnecessary since the net 
effect is that the two other subfunctions it drives (the 11 bit time 
counter and the level shift circuits) do function as required. (Photo­
graph #6. If gate W is working properly the output from gate 0 should 
swing between +4V and -14.5V. Photograph 6 shows that this is indeed 
the case. Note that the inhibit gate, M, also has to be working properly
 
since every llth bit ofte is being inhibited.
 
even 
-38­
GND 5 V/Div 
Photograph 6 
Clock Frequency = 55 kc 
GNI 
Photograph 7 
Clock Frequency = 55 kc 
-39­
Photograph #7 shows the synch out signal of device #3517. It shows
 
that 	the output buffers do work as designed. The negative level attained
 
is about one volt less than was expected. This can be attributed to the
 
fact 	that this unit had threshold voltages of about 3.7 V.
 
Preliminary investigations into the level change circuit have shown
 
that 	there appears to be a problem with its ability to discriminate
 
between 0 V and -5 V. Further investigation into the level change cir­
cuit should be undertaken before the A/D converter is redesigned.
 
3.0 	OVERALL PERFORMANCE OF THE A/D CONVERTER 
In order to prove the feasibility of this method of A/D conversion, 
to verify the functional performance of the A/D, and to obtain test data, 
circuitry external to the converter was used to overcome the logic error 
in the polarity sensor circuit and the leakage to the input of the 
amplifier. The logic error was corrected by using the comparator, To, 
and T0 outputs from the A/D converter as inputs to the circuit shown in 
Figure 11. 
The Lo,L1 outputs from the external circuitry shown were then fed 
back into the A/D Converter. The external circuitry had sufficient drive 
to overpower any signals coming from the internal polarity sensor cir­
cuit. Errors in the accuracy of the conversion due to amplifier input 
offset drift were minimized by supplying a constant current of -18 nA to 
the non-inverting input of the charge summing amplifier. 
After these two corrections were made, the A/D converter was run 
at 5 k conversions/sec and randomly selected voltages were applied at the 
input. 
The desired converter output word and the external L1 signal are 
exactly the same. Therefore, the L1 signal can be used as the output 
word. Because the external polarity sensor circuit of Figure 11 and 
the level change circuit CC in the A/D converter could not be made to 
interpret the output of the comparator in the same manner, the externally 
generated L signal had to be used as the output word. The results of 
this test :are shown in Table 5 and the data is plotted in Figure 12. 
A typical conversion is shown in Photograph #8. Between -2 V and +5 V 
the converter is accurate to within 280 mV. Between +1 V and +4.5 V
 
the converter is accurate to within 70 mV.
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Figure 11. External Polarity Sensor Circuit
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TABLE 5
 
INPUT-OUTPUT DATA FOR UNIT 3517
 
Output 
Input Bit 1 2 3 4 5 6 7 8 9 10 = Decimal 
(Sign) (2.56) (1.28) (.64) (.32) (.16) (.08) (.04) (.02) (.01) Equivalent 
0.ov 1 0 -0 0 0 1 1 1 0 0 = + .28 
+0.35 1 0 0 0 1 1 0 0 0 1 =+ .49 
1i.00 1 0 0 1 1 0 0 0 1 1 = + .99 
+1.28 1 0 0 1 1 1 1 1 1 i = +1.27 
+2.00 1 0 1 1 0 0 0 1 0 0 = +1.46 
+2.56 1 0 1 1 1 1 1 1 1 1 = +2.55 
+3.98 1 1 1 .0 0 0 1 1 0 0 = +3.96 
+4.47 1 1 1 0 1 1 1 0 0 0 = +4.40 
+5.00 1 1 1 1 1 1 1 1 1 1 = 45.12 
- .50 0 1 1 1 0 0 1 0 0 1 = - .54 
-1.)0 0 1 0 1 1 0 0 1 1 0 = -1.53 
-2.00 0 1 0 0 1 1 1 1 1 1 = -1.92 
-3.00 0 0 1 1 1 1 0 0 1 0 = -2.69 
-4.00 0 0 1 0 1 1 0 0 1 0 + r3.33 
-5.00 0 0 1 0 0 1 1 0 0 0 + -3.59 
-1 - +3444-+ 
I 
INPUT(VLS
 
Data Shown in Table 
5 
12 Plot of Figure 
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Clock Frequency = 55 kc 
One other aspect to consider in the over-all performance of the
 
A/D converter is the total power dissipation. Table 6 shows the power
 
dissipation of three devices from wafer lot 70.
 
TABLE 6
 
TOTAL POWER DISSIPATION
 
Current From Current From Total Power 
Unit No. +12 V Supply -27 V Supply Dissipation 
26 14.2 13.5 535 
16 17.0 18.0 727 
3 9.0 10.0 440 
Obviously, this is much higher than was originally intended. It is also
 
a source for conversion inaccuracy since p-n junction leakages are a
 
function of temperature. A redesign of the A/D converter should include 
all means possible to lower the power dissipation.
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We believe that the test results presented here prove that this
 
method is a valid approach to an all monolithic A/D converter and that,
 
with minor design change% the goals set out in the introduce to this
 
report can be attained.
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SECTION 3
 
IDENTIFICATION OF PROBLEM AREAS AND PROPOSED SOLUTIONS
 
1.0 PROBLEM AREAS
 
The 	problem areas associated with the initial design and layout of
 
the 	A/D Converter are summarized in Table 7.
 
The most serious problem is a logic error. This logic error pre­
vents the converter from operating properly. The problem is centered 
in the circuit used to set flip-flop F so that signals L1 , or L0 are 
obtained depending upon the comparator output. Refer to the logic dia­
gram, page 3. 
The desired functional relations are:
 
1. 	If during tven, the comparator output is a zero, flip-flop F
 
is set.
 
2. 	If during t' the comparator output is a one, flip-flop F
even
 
is reset.
 
3. 	During T flip-flop F is to be set.
 
4. 	During F flip-flop F is to remain in the state in which it
even
 
was put during t'
 
even 
The present circuit fails the 4th functional relation. During teen, 
teven is a "o" giving a "I" out of Q. This results in a "o" out of T, 
a "o" out of R, and a "1" out of S so that flip-flop F is set during 
teven and does not remain in the reset mode if it was reset during
teven" 
t 
even 
The 	proposed correction is shown below.
 
teven 	 X
 
oF
 
6 
F ~T 
R
Comparator 

Output I"
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TABLE 7 
A/D CONVERTER 
AD/O 1 
PROBLEM SU1MARY 
PROBLEM EFFECT SOLUTION 
LOGIC ERROR 
(L1 & L0 ) 
AMPLIFIER ALWAYS 
DIRECTION 
DRIVEN IN SAME REDESIGN GATES R & S 
P-TUNNEL 
+12 BUSS 
IN GROUND AND EXCESSIVE VOLTAGE DROPS IN P-TUNNEL RELAYOUT 
P-TUNNEL 
TO ELIMINATE 
-J EXCESSIVE VOLTAGE SUPPLIES EXCESSIVE POWER CONSUMPTION, 
ELEVATED CHIP TEMPERATURE, 
EXCESSIVE LEAKAGE CURRENT, 
FIELD INVERSION 
REDESIGN TO OPERATE 
LOWER SUPPLY LEVELS 
WITH 
AMPLIFIER COMPENSATION OVERCOMPENSATION RESULTS IN 
A LOSS OF CONVERSION SPEED 
OPTIMIZE CGMPENSATION 
Gates XR and XS replace the present R and S gates. 
For relation 1, there is a "1" out of Q, a "o" out of T, a "o" out 
of XR and a "I" out of KS and flip-flop F is set. 
For relation 2, there is a "o" out of Q, a "I" out of T, a "I" out 
of XR, and a "o" out of S and flip-flop F is reset. 
For relation 3,7_T is a "o", t is a "o" and there is a "1" out0 even
 
of Q, a "o" out of T, a "I" out of XR, a "1" out of XS and flip-flop F
 
is set.
 
For relation 4, t even is a "o" resulting in a "1" out of both Q and 
XR, since T is a "I" there will be a "o" out of both XS and T and the 
0 
flip-flop remains in its present state.
 
The problem associated with the p-tunnel in the ground and +12 volt 
buss can be seen by refering to the composite mask layout, page 58.
 
From the bonding pad the +12 buss enters a p-tunnel before it is distrib­
uted to the rest of the chip. This p-tunnel has a higher resistance
 
than was originally anticipated. Also, the circuit draws more current.
 
These two factors lead to a voltage drop across the p-tunnel of approxi­
mately 5 volts. The problem associated with the ground buss is similar
 
in nature. The resistance assciated with p-tunnel in the ground buss
 
provides a cammon point for voltages to be developed. Both of these
 
problems can easily be corrected by a minor redesign of the mask layout
 
which would eliminate the p-tunnels. As a temporary measure, a laser was
 
used to cut the emulsion on working masks, to provide pads that were
 
bonded to +12 or ground respectively. This eliminated those problems 
and resulted in the proper voltages being applied to the circuits in
 
the converter.
 
The original design called for -27 V and +12 V supplies. These
 
voltages result in a 39 volt potential between metal interconnect lines
 
on the top surface of the chip and the substrate. This voltage can
 
result in field inversion. Field inversion results in the formation of
 
spurious p-regions which can act to connect together portions of the
 
circuit in an unwanted way. This results in a circuit malfunction.
 
The major effect of field inversion is a loss of yield. The voltage
 
necessary for field inversion to occur is typically 35 to 50 volts.
 
An additional reason for consideration of the use of lower supply
 
voltages is the power dissipation. The present power dissipation on
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the chip is excessive and results in the chip operating at elevated 
temperature. This results in excessive leakage currents which affect 
the accuracy of the converter. A reduction of the power supply levels 
to a 30 volt overall level (+12, -18 or +15 V) would avoid the field 
inversion problem; would result in a 40% reduction in power dissipation; 
and would greatly reduce the leakage currents. 
2. COMPENSATION OF THE MOS OPERATIONAL AMPLIFIER 
The first stage of the amplifier has been modeled as follows:
 
-27 -27 
RR 
V 1 
+
 
S S 
Vin
 T12 
The MOS input transistors have an equivalent circuit:
 
G 
Vin gm Vin \rd
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The current source is replaced by a resistance Rc and R represents 
the dynamic resistance of the MOS load transistors. 
The transfer function V1/Vin can be shown to be: 
g + (12- G 
vI gm/2 s+ C 
Vin [g + ( )G] S + A+G 
where
 
1 G 
g= d G a. g + Gc Rc 
This indicates that the insertion of a capacitor between the compen­
sation terminals of the first differential stage not only results in
 
a low frequency pole but a zero occurring at higher frequency. As a 
result this can be used to advantage in shaping the high frequency
 
characteristics of the amplifier so that it is unity-gain closed-loop
 
stable but still retains a substantial bandwidth.
 
Experimental verification of this performance has been obtained.
 
As shown in Figure 13, both a low frequency pole and a higher frequency 
zero have been introduced by the compensation. With the transfer
 
characteristic shown, the amplifier would have a bandwidth in a unity­
gain closed-loop configuration of well in excess of 1 MHz. The require­
ment for bandwidth is critical so that the necessary speed to operate 
at conversion rates of 40 kHz can be obtained. 
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Figure 13. Amplifier Frequency Response
 
SECTION 4
 
SYSTEM DESCRIPTION 
1.0 GENERAL
 
This contract calls for the purchase, testing and delivery of a
 
two-phase clock generator, serial-to-parallel converter, and 16-channel
 
multiplexer, all of which would be compatible with the analog-to-digital
 
converter to be developed. A discussion of the entire system then should
 
begin with a review of the input-output characteristics of the A/D con­
verter.
 
The converter requires a non-overlapping two phase clock capable of
 
running at 440 kc with a pulse width of about 1 nec. The minimum one
 
level is -10 V and the maximum 0 level is -2.0 V. The A/D converter
 
will put out a 10 bit word and a synchronization signal, each of which
 
has a minimum I level of -15 V and a maximum 0 of 0.0 V when driving a
 
capacitive load. The system timing diagram (Figure 14) shows that the
 
synch out signal lasts from the beginning of t'odd of bit time 10 to the 
beginning of t'odd of bit time 11. At 440 kc this corresponds to a pulse
 
width of about 2.2 psec. 
2.0 MULTIPLEXER 
The A/D synch signal was originally specified and designed to inter­
face with the multiplexer (Philco-Ford PL4S16C). When used in the
 
sequential mode, as is shown in Figure.14 , the multiplexer requires a 
minimum pulse width of 2 psec at a maximum clock frequency of 100 kc. 
The minimum I level in is -9 V and the maximum 0 level is -3 V. The 
clock rate into the multiplexer from the A/D converter is the same as the
 
conversion rate; 40 kc. The A/D synch signal is more than adequate in
 
both respects. Other multiplexer parameters which are important to con­
sider within the system are: channel on resistance of the switches and
 
switch input impedance to ground in the On as well as the Off condition.
 
The channel on resistance has to be sufficiently low so that C2 of the
 
A/D converter (about 20 pF) can be fully charged during the time T is
o 
a 1, 2.2 isec (See Figure 2). The contract requires a channel on
 
resistance of 1.5 kf. This resistance would result in an RC time constant
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of 30 psec which means the capacitor has more than 700 time constants to
 
charge. (Test results show that the on resistance is easily below
 
the 1.5 kO requirement.) The switch input impedance to ground was found
 
to be far greater than 10 mo in the Off as well as On condition.
 
Although the units were tested in the sequential mode only, they may
 
be used in the random access mode. The inputs for the random access
 
mode are shown on Figure 14 . 
3.0 SERIAL TO PARALLEL CONVERTER AND DELAY CIRCUIT 
The serial to parallel converter in this system is the A.M.I.
 
SP51C. It is 12 bits long, resettable, and allows for permanent data
 
storage. It uses the same clocks as the A/D converter but needs a 1
 
level of -24 V minimum and a 0 level of -2 maximum. Although it is not
 
stated on the specification sheet, there is also a requirement that the
 
02 clock be at least 1 psec wide. The system diagram (Figure 14) shows
 
the 0 1 clock input is connected to t'even. This is because the A/D data
 
is clocked out on t'even of each bit time. The data input requirements
 
are:
 
)
1. That it be good through the end of the 0 clock (t'even

2. That the 1 level be -9.0 V min, and
 
3. That the 0 level be -3.5 V max.
 
There is sufficient delay through the A/D converter to comply with con­
dition (1), and it has already been shown that conditions (2) and (3)
 
are met. Since the data is clocked out during t',even the 10th bit of
 
information will be clocked out during t' of the 10th bit time and
 even 
will not become available from the serial to parallel converter until 
t' of bit time 11. The data will be available until t' of bitodd odd
 
time one of the next conversion. The most significant bit will be at
 
pin 14, and the least significant bit at pin 4. A synchronization
 
signal is needed to indicate when the information is available.
 
A suggested method for obtaining this signal is shown in the
 
system diagram. All that is required is one General Instruments HEM
 
1015 Dual MOS Flip-Flop. The output of the device is shown in the
 
timing diagram as "Delay Sync". This signal may also be used to reset
 
all the S/P converter outputs to zero at the end of each conversion
 
cycle. The system schematic shows the devices connected so that
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resetting will occur.
 
4.0 TWO PHASE CLOCK GENERATOR 
The A/D converter, serial to parallel converter, and the MEMI015
 
are all driven from the same two phase clock generator. The generator
 
converts a single phase clock pulse working at TTL levels into two
 
phases working at MOS levels. It consists of three devices, one SN7472
 
flip-flop and two NH0007 MOS clock drivers. The clock drivers have two 
inputs which are anded, and then level shifted. When a TTL one is 
present at each input, an MOS one occurs at the output. When connected 
as shown in Figure 14, the SN7472 toggles and alternately applies a 
1 to each clock driver input, resulting in the outputs t' and t'even odd 
shown in the system timing diagram (Figure 14. This method is used 
because of its great versatility. The generator can be run at any speed 
from dc to about 2 Mhz and with any pulse width which does not cause 
over lapping. The pulse width and pulse spacing of the two phases is 
.determined solely by the input clock. 
The system requirements of the two phase clock generator are deter­
mined by the A/D converter and the serial to parallel converter. For
 
the A/D converter to run at its maximum rate, 40 K-conversion/sec, the
 
two phase clock would have to run at 440 kc. As was stated earlier,
 
the 02 clock of the serial to parallel converter must be at least
 
I paec wide. Therefore, the clock input to the two phase generator must 
be 880 kc/sec and the pulse width must be I psec. Test results imply
 
that these requirements may be difficult to meet. Specifically, the off
 
time of the clock driver appears to be too high. It should be noted, 
however, that the device, when tested, was driving a much higher load 
than would normally be seen in the system. Also, there are several 
speed-up techniques which could have been used to eliminate the problem. 
These techniques may be found in National Semiconductor's applications 
notes An-18. The speed-up techniques were not employed because, at 
present, the clock rise and fall times are adequate to drive the A/D 
converter. The two phase clock 0 level requirement is the same for all 
the devices in the system, -2 V max. The maximum I level is also the 
same, -30 V. The minimum clock level is determined by the serial to 
parallel converter. It requires a minimum 1 level of -24 V. Test
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results show that the limits are easily attainable.
 
5.0 SUMMARY OF SYSTEM REQUIREMENTS AND TESTING
 
Pin connections for each of the devices within the system are
 
given in Appendix 1. Data sheets for the devices other than the A/D
 
converter and the SN7472 are in Appendix 2. A review of Appendix 1
 
shows that six power supplies and one clock are required to run the
 
entire system. The necessary power supplies are: -27.0 +1.0 V, -23.0
 
+_1.0 V, +5.0 ±1.0 V, +12.0 +1.0 V, -12.5 40.5 V, and -5.12 V +0.1%.
 
The clock must be capable of producing a +5 V pulse I psec wide at
 
880 kc/sec.
 
All the devices supplied under this contract have been subjected
 
to the environmental conditioning required by the contract. They have 
been burned in at 1250C for 100 hours under what was considered to be
 
the worst case for each type device. For instance, a negative dc voltage
 
was applied to the 01 and 02 clock inputs of the serial to parallel
 
converter while the multiplexers were connected in the sequential mode
 
and made to step through each channel. Electrical tests were performed
 
with system compatibility being the prime consideration. Detailed
 
test procedures are given in Appendix 3. Test results and data are
 
given in Appendix 4.
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SECTION 5
 
PHYSICAL LAYOUT TO PROCESS PARAMETERS 
Figure 15 is a print of the A/D converter composite artwork. The 
lettering on the artwork corresponds to that shown on the logic diagram
 
and circuit schematic. The actual chip size is 115 mils x 115 mils. There
 
is a total of 225 MOS transistors and 5 MOS capacitors on the chip.
 
Twenty-three bonding pads are available for test and evaluation whereas
 
only thirteen are required for normal operation. 
The MOS technology used in the fabrication of the converter is
 
shallow diffusion (0.05 mil), low threshold (2.0-3.0 V), p-channel enhance­
ment mode.
 
Photograph #9 shows an A/D converter mounted and bonded in its
 
3/8" diameter 22 lead flat-pack.
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APPENDIX I
 
PIN CONNECTIONS FOR TOTAL SYSTEM
 
A-I
 
TABLE I 
A/D Converter 
PFn Connection Pin Connection 
1 Gnd 12 From multLplexer 
2 -27 0 V 13 -5 120 V 
3 Output 14 L0 
4 C 15 L1 
5 CC2 16 T° 
6 CC1 17 T0 
7 AC2 18 teven 
8 ACI 19 t'even 
9 AO 20 Synch out 
10 A+ 21 t' 
11 A- 22 +12 0 V 
TABLE 2
 
PL4SI6C 16-Channel M0S Multiplexer (SequentiaL Operation)
 
Pin Connection PZn Connection
 
1 +5.0 V 18 Channel 0
 
2 -23 0 V 19 Channel 1
 
3 No connection 20 Channel 2
 
4 No connection 21 Channel 3
 
5 -23 0 V 22 Channel 4
 
6 No connection 23 Channel 5
 
7 +5 0 V 24 Channel 6
 
8 From A/D Synch Out 25 Channel 7
 
9 No connection 26 Channel 8
 
10 -23 0 V 27 Channel 9
 
11 From A/D Synch Out 28 Channel 10
 
12 No connection 29 Channel 11
 
13 No connection 30 Channel 12
 
14 No connection 31 Channel 13
 
15 No connection 32 Channel 14
 
16 +5.0 V 33 Channel 15
 
17 To A/D converter 34 To A/D converter
 
A-3
 
TABLE 3 
SP51C M0S Serial/Parallel Converter 
Pin Connection Pin Connection 
1 Gnd 12 Bit 8 out 
2 -27 0 V 13 Bit 9 out 
3 From AID output 14 Bit 10 out 
4 Bit I out 
5 Gnd 
6 Bit 2 out 
7 Bit 3 out 
8 Bit 4 out 
9 Bit 5 out 
10 Bit 6 out 
11 Bit 7 out 
15 Bit i1 out 
16 Bit 12 out 
17 -27 0 V 
18 From M1015 
19 Ond 
20 -27 0 V 
21 From t' 
even 
22 From t'odd 
TABLE 4 
For MEMI015 
Pin Connection Pin Connection 
I Gnd 13 No connection 
2 From A/D Synch out 14 Gnd 
3 From t' even 15 To pin 21 
4 Gnd 16 Gond 
5 Gnd 17 No connection 
6 -27 0 V 18 To serial/parallel 
converter 
7 Gnd 19 To -12 5 V 
8 Gnd 20 To pins 10, 23 
9 From t'odd 21 To pin 15 
10 To pins 20, 23 22 Gnd 
11 Gnd 23 To pins 10, 20 
12 No connection 24 Gond 
A-5
 
TABLE 5 
NIOO07 MOS Clock Driver 
Fin Connection Pin Connection 
I From clock 6 -27 0 V 
2 From Sn7472 7 Output 
3 No connection 8 No connection 
4 Gid 9 +5 0 V 
5 No connection 10 Gnd 
TABLE 6 
Pin Connections for SN7472 Flip-flop* 
FInn Connection Fin Connection 
1 No connection 8 To clock driver 2 
2 No connection 9 No connection 
3 No connection 10 No connection 
4 -No connection 11 No connection 
5 No connection 12 From clock 
6 To clock driver 1 13 No connection 
7 Grd 14 +5 0 V 
*Comnes in a standard dual in-line package 
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APPENDIX 2
 
DATA SHEETS 
A2-1
 
JULY 1969
 
A s* 12-BIT SERIAL/PARALLEL CONVERTER 	 SP51CMI"! 
FUNCTIONAL DESCRIPTION - The 12 Bit Serial to Parallel Converter is one of a family of compatible 1 MHz MOS 
integrated circuits This circuit iscapable of converting serial input data to parallel output data Permanent data storage
is achieved when the clocks are in the proper states of 01 = ground and 02 = -27V Set and Reset inputs are provided 
to set or reset all stages in parallel synchronously one bit time after the Set or Reset command occurs Power consump 
tion is essentially independent of frequency and typically is 270 mW for VGG = -27V Zener diode gate protection is 
featured on all inputs The schematic of atypical stage isshown in Fig 1 The package dimensions are shown in Fig 2 
and the connection diagram isshown in Fig 3 
APPLICATIONS - The SP01 C can be used to perform a variety of functions It iscapable of converting serial data to 
12 bit parallel data It may be operated as a 12 channel commutator, a 1 to 12 bit serial shift register or as aD/A 
converter ladder driver Fig 4 shows typical waveforms for circuit operation as a shift register or a serial to parallel/ 
converter 
MAXIMUM RATINGS (Note 1)
MAXIMUM TEMPERATURES
 
Storage Temperature -65 to +1500C
 
Operating Channel (Junction) Temperature -55 to +1500 C
 
Operating Ambient Temperature 	 -25 to +750 C 
MAXIMUM PACKAGE POWER DISSIPATION (Note 2)
 
Total Dissipation at 250C Ambient Temperature 635 mW
 
MAXIMUM VOLTAGES (Referenced to Ground Pin)
 
Maximum Negative Voltage on any Pin -30 Vdc
 
Maximum Positive Voltage on any Pin +0 3 Vdc
 
ELECTRICAL CHARACTERISTICS - Characteristics apply at the test conditions TA = 250C Load = 10 MS2 + 20 pF 
to ground 
Characteristics Mm Typ Max Units Conditions 
Supply Voltage (VGG) -24 -27 -30 V
 
DC Power Consumption - 270 - mW VGG = -27V V0 = -27V
 
f = 1 0 MHz
 
Clock 1 Level (V -24 -27 -30 V
 
Clock 0 Level 0 - - 20 V
 
Shift Rate dc - 1 0 MHz VGG = -27V V0 = -27V
 
01 Clock Pulse Width 450 - - ns
 
k Clock Pulse Width 450 - - ns
 
Clock Pulse Spacing 0 - 50 Ps
 
Input Pulse Width 300 - - ns Note 3
 
Input 1 Level - 90 - - V
 
Input 0 Level - - - 35 V 
Output 1 Level - 95 - - V{ VGG=-30V,Common2=-30V 
Output 0 Level - - - 20 V V4=-27V,f=1 0MHz ON=450ns 
Output Switch Current (Isw) - - -10 mA 
Output Switch Resistance - 1800 - 2 Common=-1OV, IsW=-1 CpA 
Output Switch Resistance - 700 - 0 Common=OV,ISW=-1 OpA 
Output Switch Offset - 0 - mV
 
Input Capacity - 25 - pF Vin = OV
 
Clock Capacity - 10 - pF V4 = OV
 
Note 1 	 This product can be supplied to meet full military specifications 
Note 2 	 Derating factor is 5 1 mW/°C above +250 Cambient 
Note 3 	 Two non overlapping clock pulses, 01 and 42 are required Input data is required to be valid through the end of 
the 01 clock 
AMERICAN MICRU-SYSTEMS INC
 
3800 HOMESTEAD ROAD SANTA CLARA CALIFORNIA 95051 0 (408) 246-0330
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Y 
COMMON2 

2 
OUTPUT
SET 
RESETo 
INPUT FROM 0 	 COM o TONOUTPUT 
PRECEDING 	 NEXT STAGE 
STAGE I ­
01 03 
Fig 1 Schematic of aTypical Stage 	 Fig 2 Package Dimensions 
. N 
-0 1, W M ZZ Em Function Pin Function 
_--___ ___ 2E 12 GNDIN 1213 BIT8BIT9 
0 003 4 INBIT1 1415 BITl10BIT11 
5 COMMON 1 16 BIT 12 
OUTPUT STAGES 6 BIT 2 17 COMMON 2 
7 BITS 18 RESET 
8 BIT4 19 SET 
9 BIT 5 20 VGG 
IN SHIFT REGISTER 10 BIT6 21 01 
IN 11 BIT7 22 62 
SET 	 RESET 01 02 
0NOTES 	 z 
IN1 Pin 3 must be grounded when not in use BT 
Pin 2 must be at VGG when not in use 
2 For shift register applications ground Pin 5 and BIT2 
apply -27 V to Pin 17 BT3 
3 For commutator usage apply inputs to Pins 4 SIT4 
6 16 Take output from Pins 5 or 17 BIT5 
-4 	 For D/A converter applications put ground on BIT 
Pin 5 and -10 V on Pin 17 Connect Pins 4 ST7 
6 16 to D/A ladder BIT8- --­
5 	 Output switches will be in position shown with BIT9 - r--L 
-
continuous zeros on true input or after reset is BT 10---­
energized ITiII 
6 All unused inputs should be grounded BIT12 --- -­
-Fg 4 Typical Waveforms For Operation as a 
Fig 3 Connection Diagram Shift Register or Converter 
ENE ADVANCE 
GENERAL JULY 1, 
INSTRUMENT 	 DUAL i/K FLIP-FLOP MEM 1015 
C 
DESCRIPTION 	 r 
L. 
The MEM 1015 dual J K flip flop is constructed on a single monolithic chip utilizing MTOS p 
P channel enhancement mode transistors A chip contains two identical flip flops Each 
has a separate clock input, two J inputs (OWed together) and two K inputs (OR'ed together), 
a direct set and a direct reset A truth table is provided which describes the output switch 
rng conditions for all input combinations 
0 
TRUTH TABLE
 
Q. Ji J2 K, K, S R Q 4 Notes
 0 0 0 00 0 0 0
 
1 0 0 0 0 0 0 1 	 No change of state of outputs 
.l 	 J input must be "1" when clock is "1 
00 0 0 0 1 	 Outputs change state on trailing edge of
 
clock input (positive going edge)

1 K input must 	be "1" when clock is "l 
0 10 0 0 0 	 Outputs change state on trainling edge of
 
clock input (positive going edge)
 
[0 	 Toggle mode Inputs must be "1" when 
I. 1 0 0 Q. clock is "1 " Outputs change state on trail
10 ___ 01 ing edge of clock input (positive going)
 
Direct reset Outputs change state on lead 
S 0 ing edge of reset input (negative going 
edge) 
Direct set Outputs change state on leading

0 0 0 1 0 edge of set input (negative going edge)
 
0 0 1 1 X 	 Non allowable condition 
= don't care 
X = undefined state 
M 
i-ain0 
GENERAL INSTRUMENT CO
 
- -
- -
- -
MAXIMUM RATINGS 
Drain Voltage (Vdd) 
Gate Voltage (VGG) 
Logic Input Voltage 
Storage Temperature 
Operating Temperature 
ELECTRICAL CHARACTERISTICS 
STANDARD CONDITIONS (unless otherwise specified) 
VGG = -27 Volts :t 1 Volt R, = 
V00 = -13 Volts - 1 Volt 
Characteristics 
Clock Input 
Repetition rate 
Rise & fall time 
(10% to 90%) 
Logic "0" level 

Logic 1 level 

Leakage current 

Control Inputs 
Logic 0 level 
Logic 1 level 
Leakage current 
Capacity 
Outputs
Propagation delay (Tpd) 
(50% clock to 50% output)
Rise time (10% to 90%)
Fall time (10% to 90%)
Voltage drive capability 
Capacitance drive capability 
Impedance to ground 
Supply Current 
IGG 

lDo 

1 OMn, CL = 25 pF 
Mm Typ 
d c -
-
- -
-10 -
- -
-10 ­
- 20 
- 300 
- 120 
- 160 
-10 ­
- 1000 
- 32 
- 20 
TA = 
Max 
1 0 
500 
20 
-
5 0 
2 0 
-
5 0 
3 0 
350 
150 
200 
-
25 
2500 
475 
28 
-30V to +0 3V 
-30V to +0 3V 
-30V to +0 3V 
-55 0 C to +150 0 C 
-55 0 C to +85 0 C 
-55°C to +85 0 C, 
Units Conditions 
MHz 
,ES 
Volts
 
Volts
 
pA VcLoc = -20 volts
 
Volts 
Volts
 
[A V. = -20 volts
 
pF
 
nS (See Fig 1)
nS -9 0 volts to -2 2 volts 
nS -2 2 volts to -9 0 volts 
Volts R, = 25K ohms to ground 
pF
 
Ohms lot = 1 0 mA
 
mA 
mA 
24 LEAD FLAT PACK
 
INDEX POINT 
[05 055 
045 027 
155 0275 01-8 ALTERNATE 
INDEX POINT0225T45 
F
255 121 
6 t9 7- 410 
255 -- 1 1 12412
 
195 2520505
 
05i 055 04-5 045 
095 045 0275 0275 
070 006 
60- 275 _ 200 
Note All dimensions in inches 
TERMINALS 
P/N FUNCTION P/N FUNCTION 
1 Ground 13 No connection 
2 JIA 14 J21 
3 Clock^ 15 Kw 
4 ResetA 16 K21 
5 Set 17 Qo 
6 VG0 18 Qe 
7 Set 19 V0D 
8 ResetB 20 QA 
9 Clock8 21 QA 
10 JIB 22 K,^ 
11 Ground 23 K,^ 
12 No connection 24 J2A 
TYPICAL WAVEFORMS
 
"0 
CLOCK 
Hillll 
I10 
K2 
0 
11011
 
RESET 
FIGURE 1
 
OV -- _ 
_ CLOCK 
-iav
 
-OV 
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16-CHANNEL MOS MULTIPLEXER 	 pL4S16C 
TENTATIVE SPECIFICATIONS 
OCTOBER 1969 
GENERAL DESCRIPTION 
The Philco Ford pL4S16C 16 Channel Multiplexer is a monolithic MOS LSI device which may be used in many applications 
requiring sequential or random access multiplexing The applications include telemetry satellite communications sample data 
systems etc The chip contains 16 channel switches a 4-bit address register/counter random access gating decode matrix and a 
control flip flop The control flip flop is used for additional address storage when large multiplexing systems (any multiple of 
sixteen) are formed by suitable interconnection of pL4S16 devices The device may also be used as an 8 Channel Differental 
Multiplexer For detailed device operation see Application Note No 406 
PACKAGING 
Pin Pin 
INDx TAB No Function No Function 
, 54h.,--
018~1 3 CHO2 
3 321 2 VOID CH1 
)ITY _1 	 1 Ground 18 CHiO 
zSyn19 
4 	 31 
s 	 30 3 Output Shunt Control 20 CH 2 
6 	 29
 
7 	 4 Out 21 CH3 
a 27 
9 26 818 5 Control F/F Set 22 CH 4 ­10 	 25 > 
11 24 6 Control F/F Reset Out 23 CH 5 
7 Control F/F Reset 24 CH 6 
2i 8 Control F/F Clock 25 CH 7r 
0.oTYP 	 i0 9 Matrix Control Out 26 CH 8 
10 8/16 Control 27 	 CH 9 
11 Clock 28 	 CH 10 ­
12 23 Address In 29 	 CH 11 ­
13 22 Address In 30 	 CH 12 
0045 	 14 21 Address In 31 CH 13 m 
S005 	 500 0 15 20 Address In 	 32 CH 14 
33 CH 15Parallel Load34-Lead Flat Package 	 16 
17 Multiplex Out (0-7) 34 Multiplex Out (8-15) 
0 
0 
PHILCO 0 0 
rMICROELECTRONICS DIVISION 
Philco-Ford Corporation 
Blue Bell, Pennsylvania 19422 
o 
MAXIMUM RATINGS 
Storage Temperature Range Ambient 
Operating Temperature Range 
VDD 
ELECTRICAL CHARACTERISTICS 
Standard Conditions (Unless Otherwise Specified) 
TA = +250C VDD 
CHARACTERISTIC 
Signal Voltages VIN 
Clock Frequency 
Clock and Parallel 
Load Pulse Width 
Switch Settling Time 
All Logic/Control Inputs 
1 
0 
Input Capacitance 
(Each Channel) 
Channel Switch RON 
Shunt Switch RON 
Switch Input Leakage 
Output Leakage 
(16 Channels in Parallel) 
Channel Switch OFF 
Impedance ZOFF 
Power Dissipation 
NOTES 
= -28+1V 
MIN MAX 
0 
0 
-10 
100 
2 
5 
-9 
-3 
5 
1000 
1000 
10 
20 
3 
150 
1 A voltage more positive than 03 V with respect to GND 
-650C to +1500C 
O°C to +700C 
-33V to +0 3V 
(See Note 1) 
Logic Output Load 
UNITS 
Volts 
kHz 
Ps 
Ps 
Volts 
Volts 
pF 
92 
92 
nA 
nA 
M92 
mW 
- 500 kf, 20 pF to Ground 
CONDITIONS 
See Note 2 
Sequential Mode 
See Note 3 
From -I0V point on clock to 
90% point on output RS = lk&2 
VIN = -5V 
=VIN -1V 
Vpm 3 = -9V VOU T -1 OV 
VIN = -5V TA = +25°C 
VIN = -5V TA = +250 C 
VIN = -10V f = 50 kHz
 
VDD = -28V
 
(pin 1) should not be applied to any pin If positive input 
voltages are used pin 1 should be held at the most positive input voltage and VDD should be reduced to maintain 28 V + 
1 V across the circuit 
' 
2 Pin 1 (GND) may be biased to other voltages-to change the signal voltage range-For-examplr-if -in iiased to +SV the 
signal voltage range becomes +5V Pin 2 (VOD) should then be held at 23V +1V to maintain 28V +1V across the circuit 
3 The address inputs pins 12 through 15 should remain at a fixed logic level during the parallel load pulse 
BLOCK DIAGRAM
 
ADDRESS 
INPUTS CLOCK 
20 2}22t 23 
PARALLEL 
LOAD 
4-BIT ADDRESS 
REG ISTER/COUNTER 
CLOCK CONTROL 
F/F 
0 RESET 
OUT 
8/16 
CONTROL 
DECODE MATRIX 
(NOR GATES) 
MATRIX 
CONTROL 
OUT 
0 15 
OUTPUT0-7OUTPUT CHANNEL SWITCHES 
SHUNT CONTROL 
SYNC OUT 
I MULTIPLEXER 
OUT 
DATA INPUTS 
TYPICAL INTERCONNECTIONS 
CL0CR*, TYPICAL COMPONENTS 
VD NC 01 02 =MOS FET (2N3608 
A pL4S1O) or Equiv 
SEE2 096749ELOW R = 1MS2 SForI MS (IKC) 
33C = 1200 pF Clock 
SpL4S6C 5 PL4SI6 
I 
S1 SYNC OUT 
I 
ITO# 
VYN 34,N 
FROMta 
MUXOUT 
(CH 0- -
SEQUENTIAL SAMPLING OF 32 CHANNELS 
MULTIPLEXER 
INOUT VDDDATAIN DAT SYNCSYNC VDD 
TI -- 30 l 8Ir--- J , T 1r 0 
ch 0 Ch 15 17 Ch Ch 31 H6 17 
16CpL4Sl6C 1pL4S 
PARALLEL
 
NiC

- M-- -
LCH11P Select AddressC__HIP Salet Address 
--
Th address inuts must be vald 300 ns ror to the 
4 IT ADORES leadng edge of the paralle load pulse 
RANDOM ACCESS TO 32 OR MORE CHANNELS 
The information diagrams or any other data included herein are beheved to be accurate and rcliable However the Philco rord Corporation 
Microelectronics Division assumes no responsibility or liability whatsoever for application interpretation or use made of such information diagrams 
or data insofar as the use of said information diagrams or data affects any patent trademark or proprnetary data rights 
For further information contact nearest sales office 
1069 12 Printed in USA 
TYPICAL INTERCONNECTIONS
 
CLOCK I TYPICAL COMPONENTS 
VDD02 1 MOS FET (2N3608 
A p L4S1Q) or Equiv 
sis BEW R = 1 MS (IKC) 
B 3 IS C = 1200 pF Clock 
-- L4SI6 
c S- p4S6 
START 5 6 1g S YNC OU
 T
 
*TO#I
ch 16 -i-oIsh1t 
SYtiC IN 
FROM#2
 
MUX OUT 
(CH 0-31) 
SEQUENTIAL SAMPLING OF 32 CHANNELS 
._MULTIPLEXER 
CV ec dreUVDd SlcSYNCCHIP DATA SYNC 
rAN ACES 3 CHANEL,k 0 h 15 17 h 16 th 31 17 
,L4S16C IpL4Sl16 CI 
PARALLEL 
- NC
 
ICHIP Select Address 
CHIP Select Addres 
20 212 3
 
-- -- The address inputs rnust be valid 300 ns prior to the106912~~4 BITADDRESS leading edge of the parallel ]Card pulse 
Prnedi S 
RANDOM ACCESS TO 32 OR MORE CHANNELS 
The information diagrams Or any other data included herein awebelieved to be accurate and rihble Flo~ever the Phfico Ford CorporationMicroelectronics Division assumes no responsibility or liability whatsoever for application interpretation or use made of such information diagrams 
or data insofar as the use of said information diagrams or data affcts any patent trademark or proprietary data rights 
For further in forma ton contact nearest sales office 
1069 12 
Printed in USA 
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NHOOO7/NHOO07C MOS clock driver 0 
general description 0 
The NHOO07 is a voltage translator and power * Standard 5V power supply 
booster designed for interfacing between conven * Peak currents in excess of ±300 mA available 
tional TTL or DTL voltage levels and those levels 
associated with inputs or clocks of MOS FET type a Compatible with all MOS devices 
devices The design allows the user a wide latitude 3 Temperature range z 
in selection of supply voltages and is especially NHOO07 -55 0 Cto +125C 
useful in normally off applications since power 
dissipation is typically only 5 milliwatts in the NHOO07C O0 C to +70 0 C 
off state n High speed 5 MHz with nominal load 
Additional features include N External trimming possible for increased per 0 
z 30 volts (max) output swing formance 
schematic and connection diagram 0 
a 3 V3 
9 oINPUT 10 VC4K1 9 
sh m tc 500
 
3 k5 INPUiT2 8
 
2 a2
 
TOP VIEW 
4
 
5 
typical applications 
Switching Time Test Configuration High Speed Operation 
INPUT +5OVOLTS +50 VOLTS 
1 0 - 68 pF9INPUT 
INPUT 2 8 1 
3TOP VIEW OUPT IPT 2 N00 4 7 TPUT 3 VIEWOUTPUT 
6 
4 1 LC 
pCL, 200t~75ntJ 
­
-

-7VI4T 33S 
I -030ni 
t0 ©j49 T F NCN200pF 
©1968 NATIONAL SEMICONDUCTOR CORP PRINTED IN U SA 
0 
0absolute maximum ratings 
U 
'0 
0 
Vcc Supply Voltage 8 volts 
V, Supply Voltage -40 volts 
V3 Supply Voltage +28 volts 
(V3 - V2 ) Voltage Differential 30 volts 
Input Voltage 5 5 volts 
Peak Output Current ±500 mA 
Storage Temperature Range -65%C to +15WC 
Operating Temperature Range NHOO07 -550C to +125°C 
NHOO07C 0C to +700C 
Lead Temperature (Soldering 60 sec) 300C 1/16 from case 
electrical characteristics (Note 1) 
C1) 
A 
1 
0 
PARAMETER CONDITIONS 
Logical 1 Input Voltage Vcc 4 5V 
Logical 0 Input Voltage Vc00  4 5V 
Logical I Input Current Vcc = 5 5V VIN = 5 5V 
Logical 0 Input Current Vcc = 5 5V VIN = 0 4V 
Logical I Output Voltage V 0c = 5 5V [OUT = 30 mA VIN = 0 8 V 
Vcc = 5 5V IouT= ' mA VIN = 08V 
Logical 0 Output Voltage Vcc= 4 5V 'OUT =30 mA Vi = 2 2V 
Transition Time to 
Logical 0 Output CL = 200 pF (Note 3) 
Transition Time to 
Logical 1 Output CL = 200 pF (Note 3) 
Note 1 Minimax limits apply across the guaranteed range of -55 C to +125 C for the 
NHOO07 and from f 0 c to +70 C for the NH0007C for all allowable values of V, and 
Vi 
Note 2 Al typcal values measured at TA - 25C with Vcc = 5 Ovolt V2 = -25 volts 
Note 3 Transition tme measured from time V - 50% value until V. , has reached 
80O/ of final 
value 
MIN 
22 
V3 - 4 0 
V3 ­ 2 0 
(Note 2) 
1 0 
50 
75 
MAX 
08 
100 
1 5 
V2 +20 
UNITS 
V 
V 
pA 
mA 
V 
V 
V 
ns 
ns 
Allowable Values for V2 and V3 
voL s 
Power Dissipation Vs Ambient and Case Temperature 
WASE 
-
20 A.MSENT 
.20 
(a / 10 3319 75 
0 
0 
02 NtoaSe ndco Coprton. 
Z 
z~_ 
National Semiconductor Corporation
290Q-Semiconductor-Driver-Santa Clara-,Califo-hiA 95051t (408) 732-5000 /TWX (910) 339-9240 
Nhh,1ait nstassumeany reit i for wse nocircoiateot licenses, National reservesdoes ofanycircutr described areloatied and theright iaoytime wittioutetc to changee icrcoitir 
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ACCEPTANCE TEST PLAN 
ELECTRICAL TESTS FOR NATIONAL SDUCONDUCTOR NH10007 MOS CLOCK DRIVER 
1 	 sCopE 
This document specifies the electrical tests to be performed on the
 
National Semiconductor N110007 HOG Clock Driver.
 
2. 	 EQUIPMENT REQUIRED 
2.1 	Test Equipment
 
a Lambda 11-124 (or equivalent) power supplies (2 required)
 
b i 3440 Digital Voltmeter (or equivalent)
 
c Oscilloscope, Tektronix 541 or 545 * th type N plug-in.
 
d Probes - 7 pF 10.1 (z required)
 
e Pulse Generator, Rutherford B7B (or equivalent)
 
3. 	 PREPARATION FOR OPERATION 
3 1 	Turn on oscilloscope
 
3.2 	Turn on DVM
 
3.3 	Turn on VDD supply and adjust for read -25 VIDC
 
3.4 	Turn on VCC supply and adjust to +5 VDC + I VDC. 
3.5 	Turn on pulse generator and adjust to output similar to that shown
 
in Figure 1
 
4. 	 opERAnONAL PROCEDURES 
4 1 	 Turn on Time measurement 
4.1.1 Connect device as shown in Figure 1
 
4.1 2 Adjust output of the device so that the one level is at
 
25 VDC + 5 VD 
4.1.3 With the oscilloscope, measure the output Turn on time to
 
t, read less than 95 naec Record these readings The
 
measurement points shall be frm 10% of the pulse generator
 
to 90% of the clock output
 
4.1 4 Reverse leads connected to pi.s 1 and 2, and repeat step
 
-4.1t3.
 
Wl-562 A 
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4 2 	Turn off time measurement 
4 2 1 Leave setup as in 4 1 
4.2 2 With the oscilloscope, measure the output turnoff time to
 
be less than 180 ns The measurement points shall be from 
90% of the pulse generator output to 107. of the clock out­
put (Record these readings) 
4 2 3 	Reverse the leads connected to pins 1 and 2 and repeat 
step 4 2 2 
4 3 	"l" Output Level
 
4 3.1 Connect device as shown in Figure 1 except that the pulse 
generator should be replaced with +Vcc 
4 3.2 	 With the DVM reasure the output to read -24.0 
+ 5 VOC Record this reading
 
4 4 	 "0" Output Level 
4 4 1 	 Connect Pin 2 to ground 
4 4 2 	 With the DVM measure the output to read -0 3 + 3, - 1 VDC 
(after 10 second)

4 5 	 High Temperature Testing 
4 5 1 Place unit in environmental chamber 
4 5 2 Elevate temperature to 1000 C and allow to stabilize for 
5 minutes
 
4 5 3 Repeat steps 4 1 through 4 4 
4 6 Low Temperature Testing 
4 6 1 Reduce chamber temperature to -20°C and allow to stabilize 
for five minutes 
4 6 2 Repeat steps 4 1 through 4 4 with the following exceptions 
a. 4.1.3 . turn on time to read less than 130 nsec 
PULSE GENCERAIOR OUTPUT 
+5+V 
2ixsec Max 
PULSE 
GENERATOR TOP VIEW 
00 
( ' .­50' p'U 
OO pF OSCILLOSCOPE 
VDD
 
Figure 1 
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FINAL ACCEPTANCE TEST PLAN
 
FOa
 
A M I. 12-BIT SERIAL-TO-FARALLEL CONVERTER, PN SP51C 
Scope
 
This document specifies the final functional tests to be performed on
 
the A M I SP51C serial-to-parallel converters
 
2. 	Equipment Required
 
2.1 	 Test Equipment
 
a. 	Lambda LH-124 (or equivalent) power supplies (4 required)
 
b. 	H-P 3440 Digital Voltmeter (or equivalent)
 
c. 	Oscilloscope, Tektronix 541 or 545 with Type M Plug-in
 
(or equivalent)
 
d. Probes - I pF 10 1 
e Pulse Generator, Rutherford B7B, or equivalent 
f. 	Two phase Converter, any circuit capable of producing an
 
output similar to that shown on Figure 2 
3. 	Preparation for Operation
 
3 1 	 Turn on oscilloscope. 
3 2 	Connect power supplies as shown in Figure 1
 
3.3 	Turn on D VM 
4. 	 Operational Procedure 
4 1 	 Function Test 
4 1 1 Connect device as shown in Figure 1
 
4.1 2 Turn on power supply #3 and adjust to read -24 0 VUC 1* OV4.1.3. Turn on power supply #4 and adjust to read -9 0 VDC +0 0V 
4 1 4 Turn on power supply #1 and adjust to +5 VDC. 
4 1.5 Turn on power supply #2 and pulse generator Adjust
 
¢ them both so as to achieve an output from the two-phase
 
generator as shown in Figure 2. 
-1­
NFl-90 
Page 	24 1 5A Connect pin 16 to pin 18 

4 1 6 With the oscilloscope, check to see that the output on each
 
pin is the same as thpt shown on Figure 3
 
4 1.7 	Adjust power supply #3 to read -30 VDC and repeat step 4 1 6.
 
4.2 	Output 1 Level
 
4.2 1 Disconnect Pin 16 from Tin 18 (leave all power supplies set
 
as in 4.1.2). Gnd pin 18.
 
4 	22 With the DVM, measure the outputs of Pins 4, 6, 7, 8, v, 10, 
11, 12, 13, 14, 15, 16 The meter should read -9 5 VIE min. 
4.3 	Output 0 Level
 
4 3 1 Decrease power supply #4 to -3 5 VDC
 
4 	3 2 Repeat step #4 2 2 except that the meter shall read 0.0 VDC 
maximum 
4 4 	Hie. Temperature Test
 
4 4.1 	Place unit in temperature chamber
 
4 4.2 	Elevate temperature to 1000 ±5C and allow to stabilize
 
for 5 minutes
 
4 4 3 Repeat steps 4 1,4 2, and 4.3.
 
4 5 	 Low Temperature Test 
4 5.1 Lower chamber temperature to -20°C and allow to stabilize 
for 5 minutes 
4.5 2 	Repeat steps 4.1, 4 2 and 4 3. 
MF1-560A 
Page 3 
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PIN #
 
22 
4 
6 
0 
0 
1I 
7 0 
S 0 
9 0 OUTPUTS 
100 
1 
1 
12 0 
13 
14 
15 
0 
1 
0 
1 
0 
16 0
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MFl-557A 
tNAL ACCEPTANCE TEST PLAN 
FOR
 
PHILCO-FORD 16 CHANNEL M0S MULTIPLEXER 
PN pL4Sl6C 
SCOPE
 
This document describes the Final Functional Test for the Philco-

Ford 16 channel MOS Multiplexer, Philco-Ford PN pL4Sl6C
 
EQUIPMENT REQUIRa4ENT 
2 1 	Test Equipment
 
a. 	Lambda LH-124 (or equivalent) power supplies
 
(3 required)
 
b H-P 3440 Digital Voltmeter with 1-P 3440A multi-function
 
plug-in unit 
c Oscilloscope, Tektronix 541 or 545 with type N plug-in 
d Probes - 7 pF 10 1 (4 required) 
e Pulse Generator, Rutherford B7B, or equivalent 
f. 	 Signal Generator, Hp - 2000D, or equivalent
 
3. 	?REPARATION FOR OPERATION 
3 1 Turn on oscilloscope
 
3 2 Turn on power supplies and adjust them to read as shown in
 
Figure 1
 
3.3 	Turn off power supplies
 
3.4 	Turn on pulse generator and adjubt to values shown on Figure 1 
4. 	 OPERATIONAL PROCEDURE 
4 1 Function Test
 
4 1 1 Connect device as shown in Figure 1
 
4.1.2 	Turn on power supplies. The presentation on the 
oscilloscope bhall be similar to that shown in 
Figure 2 
-1­
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4 2 Off State Input Resistance
 
4,2 1 Connect device as shown in Figure 3 Resistance
 
shall be greater than 10 MO Record this reading.
 
4 3 On State Dynamic Impednace
 
4.3 1 Connect device as shown in Figure 4
 
4,3.2 Alternately apply GND -23V to pin 11 until resistance
 
on meter drops significantly.
 
4 3 3 Read DVM Must be less than 1500 Q Record this reading
 
4 4 On State Input Impedance
 
4 4.1 Leave circuit in the state achieved in4 3.
 
4.4 2 Connect the device as shown in Figure 3
 
4 4 3 Read DVM Must be greater than 1 MQ Record this reading.
 
4.5 High and Low Temperature Functional Test 
4.5 1 Place device in the environmental chmber and
 
connect as shown in Figure 1 
4 5 2 Elevate oven temperature to 100°C +5°C 
five (5)minutes for oven to stabilize 
Allow 
4 5 3 
4 5.4 
Repeat test 4 1 
Reduce oven temperature to -20°C ±5*C. 
minutes for oven to stabilize 
Allow five (5) 
4 5 5 Repeat test 4 1 
-2­
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APPENDIX 4
 
BURN-IN DATA 
A4-1
 
PN PL416C MULTIPLEXER AFTER 100 HOUR 
At Room Temperature 
S/N Parameters 
4 1 2 4 2.1 43.3 4 4.3 
1 Pass >IOMQ 8410 >10O 
2 Pass 7450 
3 Pass 2 1K 
4 Fail -
5 Pass 4050 
6 Pass 9720 
7 Pass 808n 
8 Fail 
9 Pass 6090 
10 Pass 4030 
11 Pass 7000 
12 Pass 1 IK 
/f 
13 Pass >1OMQ 5870 >1OMQ 
BURN-IN 
100 
Temp 
4 5 3 

Pass 

Pass 
Pass 

Pass 

Pass 

Pass 
Fall 
Pass 

Pass 

Pass 
Pass 
-20C 
Temp 
4 5 5
 
Pass
 
Pass 
Fail 
Pass
 
Pass
 
Pass 
Pass
 
Pass
 
Pass
 
Pass 
Pass 
A4-2
 
PL4516C 16-CHANNEL MULTIPLEXER 
BEFORE 100 HOUR BURN-IN 
S/N Parameter 4.1.2 
i Pass 
2 Pass 
3 Pass 
4 Pass 
5 Pass 
6 Pass 
7 Pass 
8 Pass 
9 Pass 
t0 Pass 
11 Pass 
12 Pass 
13 Pass 
14 Fail 
15 Fail 
16 Fail 
17 Fail 
A4-3
 
NR0007 MOS CLOCK DRIVER, HIGH TEMPERATURE TESTING - 100 0c 
Parameters
 
Serial 4.1 3 4 1.4 4 2.2 4.2.3 4 3 2 4 4 2 
Number Nanoseconds =? -Volts----> 
2 75 0 75 0 150 150 -24 4 0.0 
3 74 0 75 0 150 140 -24 4 0 0 
4 65 0 65.0 150 150 -24 4 0 0 
5 85 0 75.0 150 150 -24 5 0.0 
6 65 0 65 0 150 150 -24 6 0.0 
7 75.0 75 140 150 -24 5 0 0 
8 60 60 150 150 -24 5 0.0 
9 60 60 150 150 -24 4 0 0 
10 60 60 150 150 -24.4 0 0 
11 70 70 150 150 -24.5 0 0 
12 60 60 125 130 -24 5 0 0 
13 60 60 150 150 -24.4 0 0 
15 60 60 150 150 -24.4 0 0 
17 60 60 150 160 -24 6 0 0 
18 60 60 150 150 -24 6 0 0 
19 50 50 150 150 -24 4 0 0 
20 60 60 150 150 -24.5 0 0 
21 50 50 160 160 -24.6 0 0 
NH10007 MOS CLOCK DRIVER, LOW TEMPERATURE TESTING - 200C
 
Parameters
Serial 
Number 41.3 4.1.4 422 42.3 43.2 442 
4N Nanoseconds - <--Volts 
2 80 80 150 150 -24.0 0 0
 
3 100 100 150 150 -24.3 0 0
 
4 80 80 150 150 -24 2 0 0
 
5 No output-------------------------------------­
6 80 80 100 100 -24.3 0 0
 
7 80 80 150 150 -24.0 0 0
 
8 80 80 170 170 -24.0 0 0
 
9 80 80 150 150 -24.1 0 0
 
10 80 80 150 150 -24 3 0 0 
11 100 100 150 130 -24 2 0 0 
12 100 too 120 125 -24 0 0 0 
13 80 80 140 140 -24.0 0 0 
15 100 100 100 100 -24 2 0 0 
17 80 100 100 100 -24 3 0 0 
18 100 80 115 110 -24 4 0.0 
19 100 80 110 100 -24 4 0 0 
20 80 80 100 100 -24.1 0 0 
21 50 60 130 130 -24 3 0 0 
A4-4
 
NH0007 MOS CLOCK DRIVER, AFTER 100 HOUR BURN-IN
 
Parameters 
Serial 4 1 3 4 14 4 2 2 4 2 3 4 3 2 4 4 2 
Number Nanoseconds Volts 
2 60.0 55 0 95 0 95 0 -24 2 + 030 
3 65 0 58 0 93 0 95 0 -24.4 000 
4 65 0 58 0 95 0 95 0 -24 3 + 166 
5 65 0 66.0 100.0 100 0 -24 2 000 
6 65 0 62 0 80 0 92 0 -24 4 + 055 
7 68 0 65 0 98 0 96 0 -24.2 + 185 
8 54 0 52 0 102 0 100 0 -24 2 + 188 
9 55 0 56 0 96 0 94 0 -24 2 + 062 
10 60.0 56 0 98 0 96 0 -24 3 + 040 
11 58.0 65.0 102 0 100 0 -24 3 + 199 
12 60 0 58 0 92 0 90 0 -24 2 +.144 
13 56 0 56 0 100 0 100 0 -24 1 + 156 
14 No Output---------------------------------------­
15 56 0 58.0 90 0 92 0 -24 2 +.125 
16 No Output--------------------------------------­
17 58 0 56 0 96 0 94 0 -24 4 + 155 
18 66 0 64 0 86 0 88 0 -24 4 + 188 
19 64 0 66 0 86 0 84 0 -24 3 + 028 
20 64 0 62.0 8& 0 86 0 -24 2 + 101 
21 54 0 54 0 92 0 90 0 -24 4 + 175 
22 No Output---------------------------------------­
A4-5
 
NHOO07 MOS CLOCK DRIVER, PRE BURN -IN TESTING
 
Serial Number 
1 

2 

3 

4 

5 

6 

7 

8 

9 

10 

11 

12 

13 

14 

15 

16 

17 

18 

19 

20 

21 

22 

23 

24 

25 

26 

Parameter 4 3 

(Volts) 

-23 6 

-24 2 

-24 4 

-24 4 

-24.2 

-24 2 

-24 2 

-24 1 

-24 3 

-24 3 

-24 3 

-24 2 

-24.1 

-24 4 

-24 2 

-24 9 

-24.4 

-24 4 

-24 3 

-24 1 

-24 4 

-24 3 

- 5 7 

00 0 
00 0 

- 3 5 

Parameter 4 4
 
(Volts)
 
-000
 
+ 	190
 
003
 
+ 	190
 
000
 
+ 	 185
 
+.205
 
+ 	207
 
+ 	219
 
+ 	206
 
+ 218
 
+.152
 
+ 	179
 
+.200
 
+ 	159
 
000
 
+ 	185
 
000
 
000
 
000
 
+ 	220
 
+ 	202
 
000
 
+.296
 
274
 
000
 
A4-6
 
SF51C SERIAL TO PARALLEL CONVERTER
 
Pin # S/N 1 
4 13 13 
6 13 04 
7 12 93 
8 13 01 
9 12 84 
10 13 41 
11 13 33 
12 13 37 
13 13 37 
14 13 19 
15 13 09 
16 13 08 
Pin # S/N 11 
4 12 41 
6 12 46 
7 12 49 
8 12 56 
9 12 42 
10 12 59 
11 12 36 
12 12 37 
13 12 23 
14 12 22 
15 12 11 
16 11 95 
AFTER 100 HOURS BURN-IN
 
AT 100 0C
 
Parameter 4 2 2 
SIN 2 SIN 5 SIN 6 
10 90 13 31 13 12 
10 86 13 33 13 25 
11 01 13 32 13 22 
10 95 13 31 13 19 
10 89 13 18 12 77 
11 30 13 68 13 36 
11 29 13 63 13 37 
11 28 13 67 13 40 
11 44 13 62 13 55 
11 42 13 58 13 33 
11 30 13 36 13 31 
11 09 13 27 13 33 
S/N 12 S/N 13 S/N 14 

12 98 12 72 11 72 

11 98 12 73 11 69 

12 08 12 78 11 63 

12 17 12 90 11 85 

12 08 12 16 11 81 

12 99 12 72 12 07 

12 94 12 57 11 75 

12 97 12 61 11 82 

13 17 12 57 11 85 

13 23 12 64 11 84 

12 91 12 72 11 71 

12 80 12 64 11 75 

S/N 8 S/N 10 
11 51 13 30 
11 52 13 16 
11 54 13 33 
11 63 13 13 
11 60 13 37 
11 50 14 01 
11 67 13 99 
11 81 14 10 
11 86 14 07 
11 76 13 96 
11 72 14 04 
11 72 13 72 
S/N 15 
12 01 
12 00 
11 88 
12 03 
11 91 
11 84 
11 81 
11 99 
11 97 
12 08 
12 09 
12 05 
All measurements in Volts
 
A.4-7
 
SP51C SERIAL To PARALLEL CONVERTER AFTER 100 HOURS BUNIN 
AT 1000c TEMPERATURE 
Parameter 4 3.2 
Pin S/N I s/N 2 S/N 5 SIN 6 S/N 8 S/N 10 
4 00 00 00 00 00 00 
6 0.0 00 00 00 00 
00 
7 00 00 00 00 00 00 
8 00 00 00 00 00 
00 
9 00 00 00 00 00 
00 
10 00 00 00 00 00 00 
11 00 00 00 00 00 00 
12 00 00 00 00 00 00 
13 00 00 00 00 00 00 
14 00 00 00 00 00 
00 
15 00 00 00 00 00 
00 
pin It SIN 11 S/N 12 SIN 13 SIN 14 SIN 15 
4 00 00 00 00 00 
6 00 00 00 00 00 
7 00 0.0 00 00 00 
8 0.0 00 00 00 00 
9 00 00 00 00 00 
10 00 0.0 00 00 00 
11 00 00 00 00 0.0 
12 00 00 00 00 00 
13 00 00 00 00 00 
14 00 00 00 00 00 
15 00 00 00 00 00 
16 00 00 00 00 00 
All measurements in Volts
 
A4-8
 
SP51C SERIAL TO PARALLEL CONVERTER AFTER 100 HOURS BURN-IN
 
AT -20°C TEMPERATURE 
Parameter 4 2 2 
Pin # S/N i SIN 2 S/N 5 S/N 6 SIN 8 SIN 10 
4 13 86 12 09 14 20 14 02 12 50 14 18 
6 13 59 11 87 14 08 11 90 12 25 13 87 
7 13 52 11 98 13 97 11 85 12 27 13 91 
8 13 58 12 02 14 01 11 91 12 30 13 74 
9 14 14 12 37 14 43 14 25 13 10 14 63 
10 14 08 12 42 14 31 14 01 12 27 14 42 
11 13 97 12 27 14 19 13 97 12 36 14 29 
12 13 98 12 42 14 34 13 99 12 35 14 52 
13 13 89 12 53 14 26 13 96 12 51 14 54 
14 13 80 12 41 14 22 14 04 12 54 14 51 
15 13 61 12 28 14 00 13 88 12 43 14 38 
16 12 95 11 05 11 15 13 15 11 57 13 52 
Pin # S/N 11 SIN 12 SIN 13 SIN 14 S/N 15 
4 13 10 13 78 13 55 12 47 12 76 
6 13 07 12 60 13 31 12 03 12 29 
7 12 91 12 85 13 46 1198 12 21 
8 13 05 12 83 13 56 12 08 12 34 
9 14 00 13 75 11 78 13 32 13 42 
10 13 06 13 63 13 29 12 44 12 26 
11 12 82 13 63 13 16 12 18 12 21 
12 12 73 13 76 13 19 12 19 12 38 
13 12 67 13 92 13 14 12 30 12 31 
14 12 62 13 86 13 23 12 14 12 35 
15 12 55 13 48 13 23 12 14 12 41 
16 11 87 12 65 12 39 11 58 11 87 
All measurements in Volts
 
A4-9
 
AFTER 100 HOURS BURN-INSF51C SERIAL TO PARALLEL CONVERTER 
AT -20'C TEMPERATURE 
Parameter 4 3 2 
Pind S/N i S/N 2 SIN 5 SIN6 SIN 8 S/N 10 
4 00 00 0 00 00 00 
6 00 00 00 00 00 00 
7 00 0.0 00 00 00 00 
8 00 00 00 00 00 00 
9 0.0 00 00 00 00 00 
10 
10 
0.0 
0.0 
O0 1 
00 
0 
00 
0 
00 
0 0 
00 
0 0 00 
12 0.0 00 00 00 00 00 
13 0.0 0.0 00 00 00 00 
14 0.0 0.0 0.0 00 00 00 
15 0.0 0.0 0.0 0 0 0 0 0 0 
0 0 0 0 0 0
0 0 0.0 ,0.0
16 

SN 12 SIN 13 SIN 14 S/N 15Pin # 	 S/N 11 
00 00
4 0.0 00 00 

6 	 00 00 00 00 00
 
00 00
7 	 0.0 00 00 

00 00
8 00 00 00 

9 00 00 00 00 00
 
00
10 	 00 00 00 00 

00 00 00 00 00
Ii 

00 00 00
12 00 00 

00 00
13 00 00 	 00 

00 00 00
14 00 00 

00 00 
 00
15 00 00 

00 00
16 	 00 00 00 

All measurements in Volts 
A4 -10
 
SP51C SERIAL TO PARALLEL CONVERTER AFTER 100 HOURS BURN-IN
 
At Room Temperature At 1000 C Temperature At -200C Temperature 
S/N Parameters Parameters Parameters 
416 41.7 4.16 417 416 417 
I OK OK OK OK OK OK 
2 OK OK OK OK OK OK 
3 OK OK Failed Failed Failed Failed 
4 OK OK Failed Failed Failed Failed 
5 OK OK OK OK OK OK 
6 OK OK OK OK OK OK 
7 OK OK Failed Failed Failed Failed 
8 OK OK OK OK OK OK 
9 OK OK Failed Failed Failed Failed 
10 OK OK OK OK OK OK 
11 OK OK OK OK OK OK 
12 OK OK OK OK OK OK 
13 OK OK OK OK OK OK 
14 OK OK OK OK OK OK 
15 OK OK OK OK OK OK 
A4-11
 
SP5IC SERIAL TO PARALLEL CONVERTER AFTER 100 HOURS BURN-IN 
AT ROOM TEMPERATURE 
Parameter 4 2 2 
Pin # S/N I S/N 2 	S/N 3 S/N 4 SIN 5 S/N 6 SIN 7 SIN 8 
11 89 14 31 11 93 12.594 	 13.95 12.03 11 28 14 15 

11 21 14 07 12 43
6 13 72 11 92 11 71 14 24 11 64 

11 19 14 13 14 03 11.62 12 46
7 13 65 12.00 11 80 

14 17 14 07 11 64 12 48
12.03 11.22
8 13 69 	 11 80 

12 05 14 21 14.03 11.55 12 86
9 	 13.92 12 09 11 88 

12 44
10 14.18 12 40 11 52 11.42 14 45 14 18 11 13 

II 14 09 12 27 11.61 11 25 14 35 14 14 11 06 12 53
 
12 14.12 12.41 	 11.70 11 39 14.49 14 16 11 24 12.53
 
11 66 14 42 14.14 11 33 12 68
13 14 03 12 53 11 66 

12 72
14 13.94 12 41 	 11.56 11.72 14.37 14 21 11 49 

15 13 78 12.28 11 51 11 59 14.15 	 14 06 11 48 12 61
 
13 21 11 64
16 12 94 10.99 	 10.49 10.55 13 15 10 37 

11 S/N 12 S/N 13 	 S/N 14 S/N 15
Pin ik S/N 9 SIN 10 	 SIN 

4 	 12.08 14.32 12.70 13.83 13.73 12 65 12 97
 
12 42 12 65
6 	 11.89 14 06 13 32 12 69 13 54 

14 10 13 21 12 91 13 69 12 34 12 61
7 11 97 

13 93 13 33 12 89 13 79 12 47 12 70
8 12 03 

13 46 11 88 13 16 13 26
9 12 43 	 14 47 13 75 

14 61 13 74 13 51 12 77 12 56
10 11 70 13 36 

12 53 12 55
11 11 59 14 42 	 13 12 13 71 13 37 

12 97 13 36 12 72
12 11 77 14 74 14 03 12 60 

13 36 12 72
13 11.77 14 74 12 97 	 14 03 12 60 

13 98 13 48 12 47 12 75
14 11 87 14 71 12 94 

13 47 12.45 12.81
15 11 72 14.57 	 12 78 13 58 

11.65 11.92
16 10 86 13.61 	 11.87 12 64 12 46 

A4-12
 
SP51C SERIAL TO PARALLEL CONVERTER AFTER 100 HOURS BURN-IN
 
AT ROOM TEMPERATURE 
Parameter 4 3 2 
Pin # S/N I S/N2 S/N 3 S/N 4 S/N 5 S/N 6 S/N 7 S/N 8 
4 0 0 0 0 0 0 0.0 0 0 0 0 00 0 0 
6 00 00 00 00 00 00 00 00 
7 00 00 00 00 00 00 00 00 
8 00 00 00 00 00 00 00 00 
9 00 00 00 00 00 00 00 00 
10 00 00 00 00 00 00 00 00 
11 00 00 00 00 00 00 00 0 0 
12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
13 00 0 0 00 00 00 0 0 00 00 
14 00 00 00 00 00 0 0 000 0 
15 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
16 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Pin # SIN 9 S/N 10 S/N il S/N 12 S/N 13 S/N 14 S/N 15 
4 00 00 00 00 00 00 0.0 
6 00 00 00 00 00 00 00 
7 00 0.0 00 00 00 00 00 
8 00 00 00 00 00 00 00 
9 00 00 00 00 00 00 00 
10 00 00 00 00 00 00 00 
11 00 00 00 0.0 00 00 00 
12 00 00 00 00 00 00 00 
13 00 00 00 00 00 00 00 
14 00 00 00 00 00 00 00 
15 00 00 00 00 00 00 00 
16 00 00 00 00 00 00 00 
A4-13
 
